# Jz4755 Multimedia Application Processor

**Programming Manual** 

Revision: 1.0 Date: May 2009



**Jz4755 Multimedia Application Processor** 

**Programming Manual** 

Copyright © Ingenic Semiconductor Co. Ltd 2007. All rights reserved.

Release history

DateRevisionChangeMay 20091.0First release

**Disclaimer** 

This documentation is provided for use with Ingenic products. No license to Ingenic property rights is granted. Ingenic assumes no liability, provides no warranty either expressed or implied relating to the usage, or intellectual property right infringement except as provided for by Ingenic Terms and Conditions of Sale.

Ingenic products are not designed for and should not be used in any medical or life sustaining or supporting equipment.

All information in this document should be treated as preliminary. Ingenic may make changes to this document without notice. Anyone relying on this documentation should contact Ingenicfor the current documentation and errata.

Ingenic Semiconductor Co., Ltd.

Room 108, Building A, Information Center, Zhongguancun Software Park 8 Dongbeiwang West Road, Haidian District, Beijing, China,

Tel: 86-10-82826661 Fax: 86-10-82825845 Http://www.ingenic.cn

1 Ove	erview	1
1.1 E	Block Diagram	2
1.2 F	Features	3
1.2.1	Main CPU core	3
1.2.2	Aux CPU core	3
1.2.3	Multimedia support	3
1.2.4	Memory sub-system	3
1.2.5	Clock generation and power management	4
1.2.6	On-chip peripherals	4
1.3	Characteristic	8
2 CPl	J Core	9
3 Exte	ernal Memory Controller	11
3.1	Overview	11
3.2 F	Pin Description	12
3.3 F	Physical Address Space Map	13
3.4	Static Memory Interface	15
3.4.1	Register Description	16
3.4.2	Example of Connection	20
3.4.3		
3.4.4	_,	
3.4.5		
3.5	NAND Flash Interface	
3.5.1	Register Description	
3.5.2		
3.5.3	•	
3.6	SDRAM Interface	
3.6.1	Register Description	
3.6.2	3 ( , ,	
3.6.3	Example of Connection	46
3.6.4	, ,	
3.6.5	SDRAM Command	50
3.6.6	SDRAM Timing	51
3.6.7	Power-Down Mode	65
3.6.8	Refreshing	66
3.6.9	Initialize Sequence	70
3.7 E	Bus Control Register (BCR)	74

4	BCH (	Controller	76
	4.1 Ove	erview	76
	4.2 Reg	gister Description	77
	4.2.1	BCH Control Register (BHCR)	77
	4.2.2	BCH Control Set Register (BHCSR)	78
	4.2.3	BCH Control Clear Register (BHCCR)	78
	4.2.4	BCH ENC/DEC Count Register (BHCNT)	79
	4.2.5	BCH Data Register (BHDR)	80
	4.2.6	BH Parity Register (BHPARn, n=0,1,2,3)	80
	4.2.7	BCH Interrupt Status Register (BHINT)	81
	4.2.8	BCH Interrupt Enable Set Register (BHINTES)	82
	4.2.9	BCH Interrupt Enable Clear Register (BHINTEC)	83
	4.2.10	BCH Interrupt Enable Register (BCHINTE)	84
	4.2.11	BCH Error Report Register (BCHERRn, n=0,1,2,3)	85
	4.3 BCI	H Operation	87
	4.3.1	Endcoding Sequence	87
	4.3.2	Decoding Sequence	87
5	DMA (	Controller	89
		tures	
		gister Descriptions	
	5.2.1	DMA Source Address (DSAn, n = 0 ~ 11)	
	5.2.2	DMA Target Address (DTAn, n = 0 ~ 11)	
	5.2.3	DMA Transfer Count (DTCn, n = 0 ~ 11)	
	5.2.4	DMA Request Types (DRTn, n = 0 ~ 11)	
	5.2.5	DMA Channel Control/Status (DCSn, n = 0 ~ 11)	
	5.2.6	DMA Channel Command (DCMn, n = 0 ~ 11)	
	5.2.7	DMA Descriptor Address (DDAn, n = 0 ~ 11)	
	5.2.8	DMA Stride Address (DSDn, n = 0 ~ 11)	
	5.2.9	DMA Control	
	5.2.10	DMA Interrupt Pending (DIRQP)	
	5.2.11	DMA Doorbell (DDR)	
	5.2.12	DMA Doorbell Set (DDRS)	
	5.2.13	DMA Clock Enable (DCKE)	
	5.3 DM	A manipulation	
	5.3.1	Descriptor Transfer	
	5.3.2	No-Descriptor Transfer	
		A Requests	
	5.4.1	Auto Request	
	5.4.2	On-Chip Peripheral Request	
	5.5 DM	A Transfer Modes	
		Single Mode	

	annel Priorities	
5.7 Ex	amples	
5.7.1	Memory-to-memory auto request No-Descriptor Transfer	109
6 AHB	Bus Arbiter	110
6.1 Ov	erview	110
6.2 Re	gister Descriptions	111
6.2.1	Priority Order Register	111
6.2.2	Monitor Control Register	112
6.2.3	AHB Clock Counter Low Register	113
6.2.4	Event0 Low Register	113
6.2.5	Event1 Low Register	114
6.2.6	Event High Register	114
7 Clock	Reset and Power Controller	115
7.1 Ov	erview	115
7.2 Clo	ock Generation UNIT	116
7.2.1	Pin Description	117
7.2.2	CGU Block Diagram	118
7.2.3	Clock Overview	119
7.2.4	CGU Registers	120
7.2.5	PLL Operation	128
7.2.6	Main Clock Division Change Sequence	130
7.2.7	Change Other Clock Frequencies	130
7.2.8	Change Clock Source Selection	130
7.2.9	EXCLK Oscillator	131
7.3 Po	wer Manager	132
7.3.1	Low-Power Modes and Function	132
7.3.2	Register Description	133
7.3.3	Doze Mode	137
7.3.4	IDLE Mode	137
7.3.5	SLEEP Mode	138
7.4 Re	set Control Module	138
7.4.1	Register Description	138
7.4.2	Power On Reset	139
7.4.3	WDT Reset	139
8 Real	Time Clock	140
8.1 Ov	erview	140
8.1.1	Features	140
8.1.2	Signal Descriptions	140
8.2 Re	gister Description	142
8.2.1	RTC Control Register (RTCCR)	143

8.2.2	RTC Second Register (RTCSR)	145
8.2.3	RTC Second Alarm Register (RTCSAR)	146
8.2.4	RTC Regulator Register (RTCGR)	147
8.2.5	Hibernate Control Register (HCR)	148
8.2.6	HIBERNATE mode Wakeup Filter Counter Register (HWFCR)	149
8.2.7	Hibernate Reset Counter Register (HRCR)	150
8.2.8	HIBERNATE Wakeup Control Register (HWCR)	151
8.2.9	HIBERNATE Wakeup Status Register (HWRSR)	152
8.2.10	Hibernate Scratch Pattern Register (HSPR)	153
8.3 Tim	e Regulation	154
8.3.1	HIBERNATE Mode	155
8.4 Clo	ck select	155
9 Interru	upt Controller	157
9.1 Ove	erview	157
9.2 Reg	gister Description	158
9.2.1	Interrupt Controller Source Register (ICSR)	158
9.2.2	Interrupt Controller Source Set Register (ICSSR)	159
9.2.3	Interrupt Controller Mask Register (ICMR)	159
9.2.4	Interrupt Controller Mask Set Register (ICMSR)	160
9.2.5	Interrupt Controller Mask Clear Register (ICMCR)	160
9.2.6	Interrupt Controller Pending Register (ICPR)	161
9.3 Soft	tware Considerations	162
10 Timer	/Counter Unit	163
10.1 Ove	erview	163
10.1.1	Pin Description	163
10.2 Reg	gister Description	164
10.2.1	Timer Control Register (TCSR)	166
10.2.2	Timer Data FULL Register (TDFR)	
10.2.3	Timer Data HALF Register (TDHR)	167
10.2.4	Timer Counter (TCNT)	168
10.2.5	Timer Counter Enable Register (TER)	168
10.2.6	Timer Counter Enable Set Register (TESR)	169
10.2.7	Timer Counter Enable Clear Register (TECR)	170
10.2.8	Timer Flag Register (TFR)	171
10.2.9	Timer Flag Set Register (TFSR)	172
10.2.10	Timer Flag Clear Register (TFCR)	
10.2.11	Timer Mast Register (TMR)	
10.2.12	Timer Mask Set Register (TMSR)	
10.2.13	Timer Mask Clear Register (TMCR)	
10.2.14	Timer Stop Register (TSR)	
10.2.15	Timer Stop Set Register (TSSR)	

10.2.16 Timer Stop Clear	Register (TSCR)1	77
10.2.17 Timer Status Reg	ister (TSTR)1	78
10.2.18 Timer Status Set	Register (TSTSR)1	79
10.2.19 Timer Status Clea	r Register (TSTCR)1	80
10.3 Operation		80
10.3.1 Basic Operation in	TCU1 Mode1	80
10.3.2 Disable and Shutdo	wn Operation in TCU1 Mode1	81
10.3.3 Basic Operation in	CU2 Mode1	81
10.3.4 Disable and Shutdo	wn Operation in TCU2 Mode1	82
10.3.5 Read Counter in TC	U2 Mode1	82
10.3.6 Pulse Width Modula	tor (PWM)1	82
11 Operating System Tir	mer 18	33
	11	
•	Control Register (OSTCSR)1	
	imer Data Register (OSTDR)	
	imer Counter (OSTCNT)	
·		
· ·	wn Operation1	
12 Watchdog Timer	18	38
•	10 April 10	
, and the second	Register (TCSR)	
<del>_</del>	egister (TCER)	
<u>=</u>		
<del>-</del>	unter (TCNT)	
12.3 Watchdog Timer Functio	n	91
13 General-Purpose I/O	Ports	<del>)</del> 2
13.1 Overview		92
13.2 Register Description	2	00
13.2.1 PORT PIN Level Re	gister (PAPIN, PBPIN, PCPIN, PDPIN, PEPIN, PFPIN)2	04
13.2.2 PORT Data Registe	r (PADAT, PBDAT, PCDAT, PDDAT, PEDAT, PFDAT)20	04
13.2.3 PORT Data Set Regi 205	ster (PADATS, PBDATS, PCDATS, PDDATS, PEDATS, PFDATS)	)
13.2.4 PORT Data Clear	Register (PADATC, PBDATC, PCDATC, PDDATC, PEDATC,	,
PFDATC)	21	05
13.2.5 PORT Mask Registe	er (PAIM, PBIM, PCIM, PDIM, PEIM, PFIM)20	06
13.2.6 PORT Mask Set Re	gister (PAIMS, PBIMS, PCIMS, PDIMS, PEIMS, PFIMS)20	06
13.2.7 PORT Mask Clear F	Register (PAIMC GRPIMC PCIMC PDIMC PEIMC PEIMC) 20	٥7

13.2.8 PORT PULL Disable Register (PAPE, PBPE, PCPE, PDPE, PEPE, PFPE)207
13.2.9 PORT PULL Set Register (PAPES, PBPES, PCPES, PDPES, PEPES, PFPES)208
13.2.10 PORT PULL Clear Register (PAPEC, PBPEC, PCPEC, PDPEC, PEPEC, PFPEC)208
13.2.11 PORT Function Register (PAFUN, PBFUN, PCFUN, PDFUN, PEFUN, PFFUN)209
13.2.12 PORT Function Set Register (PAFUNS, PBFUNS, PCFUNS, PDFUNS, PEFUNS,
PFFUNS) 209
13.2.13 PORT Function Clear Register (PAFUNC, PBFUNC, PCFUNC, PDFUNC,
PEFUNC, PFFUNC)210
13.2.14 PORT Select Register (PASEL, PBSEL, PCFSEL, PDSEL, PESEL, PFSEL)210
13.2.15 PORT Select Set Register (PASELS, PBSELS, PCSELS, PDSELS, PESELS,
PFSELS) 212
13.2.16 PORT Select Clear Register (PASELC, PBSELC, PCSELC, PDSELC, PESELC,
PFSELC) 212
13.2.17 PORT Direction Register (PADIR, PBDIR, PCDIR, PDDIR, PEDIR, PFDIR)213
13.2.18 PORT Direction Set Register (PADIRS, PBDIRS, PCDIRS, PDDIRS, PEDIRS,
PFDIRS) 214
13.2.19 PORT Direction Clear Register (PADIRC, PBDIRC, PCDIRC, PDDIRC, PEDIRC,
PFDIRC) 214
13.2.20 PORT Trigger Register (PATRG, PBTRG, PCTRG, PDTRG, PETRG, PFTRG)215
13.2.21 PORT Trigger Set Register (PATRGS, PBTRGS, PCTRGS, PDTRGS, PETRGS,
PFTRGS) 216
13.2.22 PORT Trigger Clear Register (PATRGC, PBTRGC, PCTRGC, PDTRGC, PETRGC,
PFTRGC) 216
13.2.23 PORT FLAG Register (PAFLG, PBFLG, PCFLG, PDFLG, PEFLG, PFFLG)217
13.2.24 PORT FLAG Clear Register (PAFLGC, PBFLGC, PCFLGC, PDFLGC, PEFLGC,
PFFLGC) 217
13.3 Program Guide
13.3.1 GPIO Function Guide218
13.3.2 Alternate Function Guide
13.3.3 Interrupt Function Guide
13.3.4 Disable Interrupt Function Guide
14 LCD Controller220
14.1 Overview
14.2 Pin Description
14.3 Block Diagram
14.4 LCD Display Timing225
14.5 TV Encoder Timing
14.6 OSD Graphic
14.6.1 Color Key
14.7 TV Graphic
14.7.1 Different Display Field230
14.8 Register Description

	14.8.1	Configure Register (LCDCFG)	233
	14.8.2	Control Register (LCDCTRL)	235
	14.8.3	Status Register (LCDSTATE)	237
	14.8.4	OSD Configure Register (LCDOSDC)	237
	14.8.5	OSD Control Register (LCDOSDCTRL)	238
	14.8.6	OSD State Register (LCDOSDS)	239
	14.8.7	Background Color Register (LCDBGC)	240
	14.8.8	Foreground Color Key Register 0 (LCDKEY0)	240
	14.8.9	Foreground Color Key Register 1 (LCDKEY1)	240
	14.8.10	ALPHA Register (LCDALPHA)	241
	14.8.11	IPU Restart (LCDIPUR)	241
	14.8.12	RGB Control (LCDRGBC)	242
	14.8.13	Virtual Area Setting (LCDVAT)	243
	14.8.14	Display Area Horizontal Start/End Point (LCDDAH)	244
	14.8.15	Display Area Vertical Start/End Point (LCDDAV)	244
	14.8.16	Foreground 0 XY Position Register (LCDXYP0)	245
	14.8.17	Foreground 1 XY Position Register (LCDXYP1)	245
	14.8.18	Foreground 0 Size Register (LCDSIZE0)	245
	14.8.19	Foreground 1 Size Register (LCDSIZE1)	246
	14.8.20	Vertical Synchronize Register (LCDVSYNC)	246
	14.8.21	Horizontal Synchronize Register (LCDHSYNC)	246
	14.8.22	PS Signal Setting (LCDPS)	247
	14.8.23	CLS Signal Setting (LCDCLS)	247
	14.8.24	SPL Signal Setting (LCDSPL)	248
	14.8.25	REV Signal Setting (LCDREV)	248
	14.8.26	Interrupt ID Register (LCDIID)	249
	14.8.27	Descriptor Address Register0, 1 (LCDDA0, 1)	249
	14.8.28	Source Address Register0, 1 (LCDSA0, 1)	250
	14.8.29	Frame ID Register0 (LCDFID0, 1)	250
	14.8.30	DMA Command Register0, 1 (LCDCMD0, 1)	251
	14.8.31	DMA OFFSIZE Register0, 1 (LCDOFFS0, 1)	252
	14.8.32	DMA Page Width Register0, 1 (LCDPW0, 1)	252
	14.8.33	DMA Commend Counter Register0, 1 (LCDCNUM0,1)	253
	14.8.34	Foreground 0 Size in Descriptor0, 1 Register (LCDDESSIZE0, 1)	253
4	4.9 LCE	O Controller Pin Mapping	254
	14.9.1	TFT and CCIR Pin Mapping	254
	14.9.2	Single Panel STN Pin Mapping	256
	14.9.3	Dual Panel STN Pin Mapping	257
4	4.10 D	isplay Timing	258
	14.10.1	General 16-bit and 18-bit TFT Timing	258
	14.10.2	8-bit Serial TFT Timing	259
	14.10.3	Special TFT Timing	260
	14 10 4	Delta RGB panel timing	261

14.10.5	RGB Dummy mode timing	262
14.11 Fo	rmat of Palette	263
14.11.1	STN	263
14.11.2	TFT	263
14.12 Fo	rmat of Frame Buffer	264
14.12.1	16bpp	264
14.12.2	18bpp	264
14.12.3	24bpp	264
14.12.4	16bpp with alpha	264
14.12.5	18bpp with alpha	264
14.12.6	24bpp with alpha	265
14.12.7	24bpp compressed	265
14.13 Fo	rmat of Data Pin Utilization	265
14.13.1	Mono STN	265
14.13.2	Color STN	266
14.13.3	18-bit Parallel TFT	266
14.13.4	16-bit Parallel TFT	266
14.13.5	8-bit Serial TFT (24bpp)	
14.14 LC	CD Controller Operation	266
14.14.1	Set LCD Controller Device Clock and Pixel Clock	266
14.14.2	Enabling the Controller	267
14.14.3	Disabling the Controller	267
14.14.4	Resetting the Controller	268
14.14.5	Frame Buffer & Palette Buffer	268
14.14.6	CCIR601/CCIR656	268
14.14.7	OSD Operation	268
14.14.8	Descriptor Operation	272
14.14.9	IPU direct connect mode	274
14.14.10	VGA output	274
5 Smart	LCD Controller	275
15.1 Over	view	275
	sture	
	Description	
	ster Description	
•	SLCD Configure Register (MCFG)	
	SLCD Control Register (MCTRL)	
	SLCD Status Register (MSTATE)	
	SLCD Data Register (MDATA)	
	em Memory Format	
•	Data format	
	Command Format	
15.6 Tran		201

	15.6	.1 DMA Transfer Mode	281
	15.6	.2 Register Transfer Mode	283
	15.7	Timing	284
	15.7	.1 Parallel Timing	284
	15.7	.2 Serial Timing	284
	15.8	Operation Guide	284
	15.8	•	
	15.8	.2 Register Operation	285
16	3 TV	Encoder2	86
	16.1	Overview	286
	16.2	Structure	286
	16.3	Pin Description	287
	16.4	Register Description	287
	16.4	.1 TV Encoder Control Register (TVECR)	288
	16.4	.2 Frame configure register (FRCFG)	290
	16.4	.3 Signal level configure register 1, 2 and 3 (SLCFG1, SLCFG2, SLCFG3)	291
	16.4	.4 Line timing configure register 1 and 2 (LTCFG1, LTCFG2)	292
	16.4	.5 Chrominance filter and modulation configure registers (CFREQ, CPHASE, CFCFG)	293
	16.5	Switch between LCD panel and TV set	295
	16.6	DAC	296
	16.6	.1 DAC Connection	296
	16.6	.2 DAC DC Character	296
	16.6	.3 DAC Power Down Setup Time	297
1	7 AC	97/I2S Controller2	98
	17.1	Overview	298
	17.1		
	17.1		
	17.1		
	17.1	•	
	17.1	•	
	17.1	<del>-</del>	
	17.1	_	
	17.1	.8 SDATA_OUT Pin	302
	17.1	_	
	17.2	Register Descriptions	303
	17.2	.1 AIC Configuration Register (AICFR)	305
	17.2		
	17.2	- · · · · · · · · · · · · · · · · · · ·	
	17.2		
	17.2		
	17.2		

17.2.7	AIC AC-link Status Register (ACSR)	316
17.2.8	AIC I2S/MSB-justified Status Register (I2SSR)	318
17.2.9	AIC AC97 CODEC Command Address Register (ACCAR) & Data Register (ACCD	
17.2.10		
17.2.11	AIC I2S/MSB-justified Clock Divider Register (I2SDIV)	321
17.2.12		
17.3 Se	rial Interface Protocol	323
17.3.1	AC-link serial data format	323
17.3.2	I2S and MSB-justified serial audio format	324
17.3.3	Audio sample data placement in SDATA_IN/SDATA_OUT	326
17.4 Op	eration	327
17.4.1	Initialization	328
17.4.2	AC '97 CODEC Power Down	329
17.4.3	Cold and Warm AC '97 CODEC Reset	329
17.4.4	External CODEC Registers Access Operation	331
17.4.5	Audio Replay	332
17.4.6	Audio Record	333
17.4.7	FIFOs operation	334
17.4.8	Data Flow Control	336
17.4.9	Serial Audio Clocks and Sampling Frequencies	337
17.4.10	Interrupts	341
18 Intern	al CODEC Interface	342
	al CODEC Interface	
		342
18.1 Ov	erview	342
18.1 Ov 18.1.1	erviewFeatures	342
18.1 Ov 18.1.1 18.1.2 18.1.3	erview Features Signal Descriptions	342 342 343
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma	erview Features Signal Descriptions Block Diagram	342 342 343
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma	erview Features Signal Descriptions Block Diagram pped Register Descriptions	342 342 343 344 345
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2	erview  Features  Signal Descriptions  Block Diagram  pped Register Descriptions  CODEC internal register access control (RGADW)	342 342 343 344 345 346
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2	erview  Features  Signal Descriptions  Block Diagram  pped Register Descriptions  CODEC internal register access control (RGADW)  CODEC internal register data output (RGDATA)	342 343 344 345 346 347
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2 18.3 Op	erview  Features  Signal Descriptions  Block Diagram  pped Register Descriptions  CODEC internal register access control (RGADW)  CODEC internal register data output (RGDATA)  eration	342 342 343 344 345 346 347 348
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2 18.3 Op 18.3.1	erview  Features  Signal Descriptions  Block Diagram  pped Register Descriptions  CODEC internal register access control (RGADW)  CODEC internal register data output (RGDATA)  eration  Access to internal registers of the embedded CODEC	342 343 344 345 346 347 348 348
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2 18.3 Op 18.3.1 18.3.2	erview  Features  Signal Descriptions  Block Diagram  pped Register Descriptions  CODEC internal register access control (RGADW)  CODEC internal register data output (RGDATA)  eration  Access to internal registers of the embedded CODEC  CODEC controlling and typical operations	342 343 344 345 346 347 348 348 348
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2 18.3 Op 18.3.1 18.3.2 18.3.3 18.3.4	erview  Features  Signal Descriptions  Block Diagram  pped Register Descriptions  CODEC internal register access control (RGADW)  CODEC internal register data output (RGDATA)  eration  Access to internal registers of the embedded CODEC  CODEC controlling and typical operations  Power saving	342 343 344 345 346 347 348 348 348 349 349
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2 18.3 Op 18.3.1 18.3.2 18.3.3 18.3.4	erview  Features  Signal Descriptions  Block Diagram  pped Register Descriptions  CODEC internal register access control (RGADW)  CODEC internal register data output (RGDATA)  eration  Access to internal registers of the embedded CODEC  CODEC controlling and typical operations  Power saving  Pop noise and the reduction of it	342 342 343 344 345 346 347 348 348 348 349 349
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2 18.3 Op 18.3.1 18.3.2 18.3.3 18.3.4 18.4 Tin 18.5 AC	erview. Features. Signal Descriptions. Block Diagram. pped Register Descriptions. CODEC internal register access control (RGADW). CODEC internal register data output (RGDATA). eration. Access to internal registers of the embedded CODEC CODEC controlling and typical operations. Power saving. Pop noise and the reduction of it.	342 343 344 345 346 347 348 348 349 349 350 351
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2 18.3 Op 18.3.1 18.3.2 18.3.3 18.3.4 18.4 Tin 18.5 AC	erview	342 342 343 344 345 346 347 348 348 349 349 350 351
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2 18.3 Op 18.3.1 18.3.2 18.3.3 18.3.4 18.4 Tin 18.5 AC 18.6 CC	Features Signal Descriptions Block Diagram  pped Register Descriptions  CODEC internal register access control (RGADW)  CODEC internal register data output (RGDATA)  eration  Access to internal registers of the embedded CODEC  CODEC controlling and typical operations  Power saving  Pop noise and the reduction of it  ning parameters  & DC parameters  DEC Configuration guide	342 342 343 344 345 346 347 348 348 349 349 350 351 352
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2 18.3 Op 18.3.1 18.3.2 18.3.3 18.3.4 18.4 Tin 18.5 AC 18.6 CC 18.6.1	Features	342 342 343 344 345 346 347 348 348 349 350 351 352 352
18.1 Ov 18.1.1 18.1.2 18.1.3 18.2 Ma 18.2.1 18.2.2 18.3 Op 18.3.1 18.3.2 18.3.3 18.3.4 18.4 Tin 18.5 AC 18.6.1 18.6.2	Features	342 343 344 345 346 347 348 348 349 349 351 352 352 352

18	3.6.6	Ramping system guide	374
18	3.6.7	AGC system guide	376
18	3.6.8	CODEC Operating modes	379
18	3.6.9	Circuits design suggestions.	388
19 S	AR A	VD Controller	393
19.1	Ove	rview	393
19.2	Pin	Description	393
19.3	Reg	ister Description	394
19	9.3.1	ADC Enable Register (ADENA)	394
19	9.3.2	ADC Configure Register (ADCFG)	395
19	9.3.3	ADC Control Register (ADCTRL)	397
19	9.3.4	ADC Status Register (ADSTATE)	398
19	9.3.5	ADC Same Point Time Register (ADSAME)	399
19	9.3.6	ADC Wait Pen Down Time Register (ADWAIT)	399
19	9.3.7	ADC Touch Screen Data Register (ADTCH)	400
19	9.3.8	ADC PBAT Data Register (ADBDAT)	402
19	9.3.9	ADC SADCIN Data Register (ADSDAT)	403
19	9.3.10	ADC Filter Register (ADFLT)	403
19	9.3.11	ADC Clock Divide Register (ADCLK)	
19.4	SAF	R A/D Controller Guide	404
19	9.4.1	Single Operation (only used as a test mode to check the channel function)	404
19	.4.2	A Sample Touch Screen Operation	405
19	9.4.3	SLEEP mode Sample Operation	406
19	0.4.4	PBAT Sample Operation	406
19	.4.5	SADCIN Sample Operation	406
19	9.4.6	Use TSC to support keypad	
20 C	ame	ra Interface Module	411
20.1	Ove	rview	411
20	).1.1	Features	411
20	).1.2	Pin Description	411
20.2	CIM	Special Register	412
20	).2.1	CIM Configuration Register (CIMCFG)	412
20	).2.2	CIM Control Register (CIMCR)	414
20	).2.3	CIM Status Register (CIMST)	416
20	).2.4	CIM Interrupt ID Register (CIMIID)	417
20	).2.5	CIM RXFIFO Register (CIMRXFIFO)	417
20	).2.6	CIM Descriptor Address (CIMDA)	418
20	).2.7	CIM Frame buffer Address Register (CIMFA)	418
20	).2.8	CIM Frame ID Register (CIMFID)	418
20	).2.9	CIM DMA Command Register (CIMCMD)	419
20	).2.10	CIM Window-image Size (CIMSIZE)	420

20.2.11	CIM Image Offset (CIMOFFSET)	
20.3 CIN	/I Data Sampling Modes	
20.3.1	Gated Clock Mode	
20.3.2	ITU656 Interlace Mode	421
20.3.3	ITU656 Progressive Mode	423
20.4 DM	A Descriptors	425
20.5 Inte	errupt Generation	426
20.6 Sof	tware Operation	427
20.6.1	Enable CIM with DMA	427
20.6.2	Enable CIM without DMA	427
20.6.3	Disable CIM	427
21 MMC	SD CE-ATA Controller	128
	erview	
	ck Diagram	
	IC/SD Controller Signal I/O Description	
21.4 Re	gister Description	
21.4.1	MMC/SD Control Register (MSC_CTRL)	432
21.4.2	MSC Status Register (MSC_STAT)	
21.4.3	MSC Clock Rate Register (MSC_CLKRT)	435
21.4.4	MMC/SD Command and Data Control Register (MSC_CMDAT)	435
21.4.5	MMC/SD Response Time Out Register (MSC_RESTO)	438
21.4.6	MMC/SD Read Time Out Register (MSC_RDTO)	438
21.4.7	MMC/SD Block Length Register (MSC_BLKLEN)	439
21.4.8	MSC/SD Number of Block Register (MSC_NOB)	439
21.4.9	MMC/SD Number of Successfully-transferred Blocks Register (MSC_SNOB)	439
21.4.10	MMC/SD Interrupt Mask Register (MSC_IMASK)	440
21.4.11	MMC/SD Interrupt Register (MSC_IREG)	441
21.4.12	MMC/SD Command Index Register (MSC_CMD)	443
21.4.13	MMC/SD Command Argument Register (MSC_ARG)	443
21.4.14	MMC/SD Response FIFO Register (MSC_RES)	443
21.4.15	MMC/SD Receive Data FIFO Register (MSC_RXFIFO)	444
21.4.16	MMC/SD Transmit Data FIFO Register (MSC_TXFIFO)	444
21.4.17	MMC/SD Low Power Mode Register (MSC_LPM)	444
21.5 MM	IC/SD Functional Description	445
21.5.1	MSC Reset	445
21.5.2	MSC Card Reset	445
21.5.3	Voltage Validation	446
21.5.4	Card Registry	
21.5.5	Card Access	
21.5.6	Protection Management	
21.5.7	Card Status	
	SD Status	455

21.5.9	SDIO	456
21.5.10	Clock Control	457
21.5.11	Application Specified Command Handling	457
21.6 MI	MC/SD Controller Operation	459
21.6.1	Data FIFOs	459
21.6.2	DMA and Program I/O	460
21.6.3	Start and Stop clock	460
21.6.4	Software Reset	461
21.6.5	Voltage Validation and Card Registry	461
21.6.6	Single Data Block Write	463
21.6.7	Single Block Read	464
21.6.8	Multiple Block Write	464
21.6.9	Multiple Block Read	465
21.6.10	Stream Write (MMC)	466
21.6.11	Stream Read (MMC)	467
21.6.12	Erase, Select/Deselect and Stop	467
21.6.13	SDIO Suspend/Resume	468
21.6.14		
21.6.15	Operation and Interrupt	468
22 I2C E	Bus Interface	471
22.1 Ov	verview	471
22.2 Pi	n Description	471
22.3 Re	egister Description	472
22.3.1	Data Register (I2CDR)	472
22.3.2	Control Register (I2CCCR)	472
22.3.3	Status Register (I2CSR)	473
22.3.4	Clock Generator Register (I2CGR)	473
22.4 l <sup>2</sup> 0	C-Bus Protocol	474
22.4.1	Bit Transfer	474
22.4.2	Data Validity	474
22.4.3	START and STOP Conditions	474
22.4.4	Byte Format	474
22.4.5	Data Transfer Format	476
22.5 120	C Operation	480
22.5.1	I2C Initialization	480
22.5.2	Write Operation	481
22.5.3	Read Operation	482
23 Sync	hronous Serial Interface	484
23.1 O	verview	484
	n Description	
	egister Description	486

	23.3.1	SSI Data Register (SSIDR)	486
	23.3.2	SSI Control Register0 (SSICR0)	487
	23.3.3	SSI Control Register1 (SSICR1)	488
	23.3.4	SSI Status Register1 (SSISR)	492
	23.3.5	SSI Interval Time Control Register (SSIITR)	494
	23.3.6	SSI Interval Character-per-frame Control Register (SSIICR)	495
	23.3.7	SSI Clock Generator Register (SSIGR)	495
23	3.4 Fun	ctional Description	496
23	3.5 Data	a Formats	497
	23.5.1	Motorola's SPI Format Details	497
	23.5.2	TI's SSP Format Details	501
	23.5.3	National Microwire Format Details	502
23	3.6 Inte	rrupt Operation	503
24	LIADT	Interface	FOF
<b>2</b> 4	UARI	Interface	505
24	4.1 Ove	rview	505
	24.1.1	Features	505
	24.1.2	Pin Description	505
24	4.2 Reg	ister Descriptions	506
	24.2.1	UART Receive Buffer Register (URBR)	507
	24.2.2	UART Transmit Hold Register (UTHR)	507
	24.2.3	UART Divisor Latch Low/High Register (UDLLR / UDLHR)	508
	24.2.4	UART Interrupt Enable Register (UIER)	509
	24.2.5	UART Interrupt Identification Register (UIIR)	509
	24.2.6	UART FIFO Control Register (UFCR)	511
	24.2.7	UART Line Control Register (ULCR)	512
	24.2.8	UART Line Status Register (ULSR)	513
	24.2.9	UART Modem Control Register (UMCR)	515
	24.2.10	UART Modem Status Register (UMSR)	516
	24.2.11	UART Scratchpad Register	516
	24.2.12	Infrared Selection Register (ISR)	517
	24.2.13	UART M Register (UMR)	518
	24.2.14	UART Add Cycle Register (UACR)	518
24	4.3 Ope	ration	519
	24.3.1	UART Configuration	519
	24.3.2	Data Transmission	519
	24.3.3	Data Reception	520
	24.3.4	Receive Error Handling	520
	24.3.5	Modem Transfer	520
	24.3.6	DMA Transfer	521
	24.3.7	Slow IrDA Asynchronous Interface	521
	24.3.8	For any frequency clock to use the UART	521
25	One-V	Vire Bus Interface	524

2	5.1	Over	rview	524
2	5.2	Pin [	Description	524
2	5.3	Struc	cture	524
2	5.4	Regi	ister Description	525
	25.4	.1	One-Wire Configure Register (OWCFG)	525
	25.4		One-Wire Control Register (OWCTL)	
	25.4		One-Wire Status Register (OWSTS)	
	25.4		One-Wire Data Register (OWDAT)	
	25.4		One-Wire Clock Divide Register (OWDIV)	
2			-Wire Bus Protocol	
	25.5		Reset Timing and ACK Timing	
	25.5		Write 0 Timing	
	25.5		Write 1 Timing	
	25.5		Read0 Timing	
	25.5		Read1 Timing	
2			-Wire Operation Guide	
			·	
26	TS	Sla	ve Interface (TSSI)5	531
2	6.1	Over	rview	531
			Description	
	6.3		ister Description	
_	26.3	_	TSSI Enable Register (TSENA)	
	26.3		TSSI Configure Register (TSCFG)	
	26.3		TSSI Control Register (TSCTRL)	
	26.3		TSSI State Register (TSSTAT)	
	26.3		TSSI FIFO Register (TSFIFO)	
	26.3		TSSI PID Enable Register (TSPEN)	
	26.3		TSSI PID Filter Registers (TSPID0~7)	
2			I Timing	
	6.5		I Guide	
_	26.5		TSSI Operation without PID Filtering Function	
	26.5		TSSI Operation with PID Filtering Function	
	20.5		1301 Operation with 1 ID 1 litering 1 direction	555
27	lma	age	Process Unit 5	40
2	7.1	Over	rview	540
_	 27.1		Feature	
	27.1		Block	
2			I flow	
_	7.2 27.2		Input data	
	27.2		Output data	
	27.2		Resize Coefficients LUT	
2			isters Descriptions	
_	7.3 27.3	_	IPU Control Register	
	د. ہے	. 1	II U UUIIIUI INEUISIEI	$\sigma$

27.3.2	IPU Status Register	544
27.3.3	Data Format Register	545
27.3.4	Input Y Data Address Register	546
27.3.5	Input U Data Address Register	547
27.3.6	Input V Data Address Register	547
27.3.7	Input Y physics table address	547
27.3.8	Input U physics table address	548
27.3.9	Input V physics table address	548
27.3.10	OUT physics table address	548
27.3.11	Input Geometric Size Register	549
27.3.12	Input Y Data Line Stride Register	550
27.3.13	Input UV Data Line Stride Register	550
27.3.14	Output Frame Start Address Register	551
27.3.15	Output Geometric Size Register	551
27.3.16	Output Data Line Stride Register	552
27.3.17	Resize Coefficients Table Index Register	552
27.3.18	CSC C0 Coefficient Register	552
27.3.19	CSC C1 Coefficient Register	553
27.3.20	CSC C2 Coefficient Register	553
27.3.21	CSC C3 Coefficient Register	554
27.3.22	CSC C4 Coefficient Register	554
27.3.23	Horizontal Resize Coefficients Look Up Table Register group	555
27.3.24	Vertical Resize Coefficients Look Up Table Register group	557
27.3.25	CSC Offset Parameter Register	558
27.4 IPU	Operation Flow	559
27.4.1	CONTROL SET	559
27.4.2	FORMAT SET	560
27.4.3	INPUT FRAME INFORMATION SET	560
27.4.4	OUTPUT FRAME INFORMATION SET	561
27.4.5	ADDRESS MAPPING SET	561
27.4.6	CSC SET	562
27.4.7	RESIZE TABLE SET	562
27.4.8	RUN IPU && WAIT END	563
27.5 Ope	eration example	563
27.6 App	pendix	566
A1. Resizir	ng size feature	566
A2. Color of	convention feature	566
A3. YUV/Y	CbCr to RGB CSC Equations	567
A4. Output	data package format (RGB order)	567
A5. Source	e Data storing format in external memory (separated YUV Frame)	568
28 IDCT.		569
28.1 Ove	erview	560

28.1.1	Block	569
28.1.2	Fundamental	569
28.2 Re	gisters Descriptions	570
28.2.1	MIDCT_4X4 Globe control and status register	570
28.2.2	MIDCT_4X4 end register	571
28.2.3	MIDCT_4X4 Descriptor Head Address (DHA)	571
28.2.4	MIDCT_4X4 video and type Register	571
28.2.5	MIDCT_4X4_INPUT_ADDR Register	572
28.2.6	MIDCT_4X4_OUT_ADDR Register	573
28.2.7	MIDCT_4X4_INOUT_STR Register	573
28.3 DA	TA format	574
28.4 De	script Mode	575
28.4.1	Link structure	575
28.4.2	Node header	575
28.4.3	Node Type	576
A. Offse	et node	576
B. Data	node	577
C. Addr	ess node	577
28.5 Op	eration flow	579
28.5.1	Single Mode	579
28.5.2	Descript Mode	580
	n Compensation	
29 Motio	n Compensation	581
29 Motio	on Compensation	581 581
29 Motio 29.1 Ov	erview Features	581 581 581
29 Motio 29.1 Ov 29.1.1 29.1.2	erview Features Block Diagram	581 581 581 582
29 Motio 29.1 Ov 29.1.1 29.1.2	erview Features	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1	rerview Features Block Diagram gister definition MC Control Register	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re	rerview Features Block Diagram gister definition MC Control Register MC Status Register	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2	rerview Features Block Diagram gister definition MC Control Register MC Status Register Reference Block Address Register	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3	rerview Features Block Diagram gister definition MC Control Register MC Status Register Reference Block Address Register Current Block Address Register	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3 29.2.4	rerview Features Block Diagram gister definition MC Control Register MC Status Register Reference Block Address Register	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3 29.2.4 29.2.5	rerview Features Block Diagram gister definition MC Control Register MC Status Register Reference Block Address Register Current Block Address Register Block Information Register Interpolation Information Register	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3 29.2.4 29.2.5 29.2.6	rerview Features Block Diagram gister definition MC Control Register MC Status Register Reference Block Address Register Current Block Address Register Block Information Register Interpolation Information Register Frame Stride Register	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3 29.2.4 29.2.5 29.2.6 29.2.7	rerview Features Block Diagram gister definition MC Control Register MC Status Register Reference Block Address Register Current Block Address Register Block Information Register Interpolation Information Register Frame Stride Register TAP Filter Coefficient Register	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3 29.2.4 29.2.5 29.2.6 29.2.7 29.2.8	rerview Features Block Diagram gister definition MC Control Register MC Status Register Reference Block Address Register Current Block Address Register Block Information Register Interpolation Information Register Frame Stride Register TAP Filter Coefficient Register DMA Status/Command (DCS)	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3 29.2.4 29.2.5 29.2.6 29.2.7 29.2.8 29.2.9 29.2.10	rerview Features Block Diagram gister definition MC Control Register MC Status Register Reference Block Address Register Current Block Address Register Block Information Register Interpolation Information Register Frame Stride Register TAP Filter Coefficient Register DMA Status/Command (DCS)	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3 29.2.4 29.2.5 29.2.6 29.2.7 29.2.8 29.2.9 29.2.10 29.3 Mo	review	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3 29.2.4 29.2.5 29.2.6 29.2.7 29.2.8 29.2.9 29.2.10 29.3 Motio	review Features Block Diagram gister definition MC Control Register MC Status Register Reference Block Address Register Current Block Address Register Block Information Register Interpolation Information Register TAP Filter Coefficient Register DMA Status/Command (DCS) Descriptor chain head address Configure Flow  In Estimation	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3 29.2.4 29.2.5 29.2.6 29.2.7 29.2.8 29.2.9 29.2.10 29.3 Motio 30.1 Ov	review	
29 Motio 29.1 Ov 29.1.1 29.1.2 29.2 Re 29.2.1 29.2.2 29.2.3 29.2.4 29.2.5 29.2.6 29.2.7 29.2.8 29.2.9 29.2.10 29.3 Motio 30.1 Ov 30.1.1	review Features Block Diagram gister definition MC Control Register MC Status Register Reference Block Address Register Current Block Address Register Block Information Register Interpolation Information Register TAP Filter Coefficient Register DMA Status/Command (DCS) Descriptor chain head address Configure Flow  In Estimation	

30.2 Reg	gister definition	607
30.2.1	ME Control Register	607
30.2.2	Reference Block Address Register	607
30.2.3	Current Block Address Register	608
30.2.4	Difference Address Register	608
30.2.5	Reference Frame Stride Register	608
30.2.6	Current Frame Stride Register	609
30.2.7	Difference Frame Stride Register	609
30.2.8	ME Settings Register	609
30.2.9	ME MVD Register	610
30.2.10	ME FLAG Register	610
31 De-Blo	ock	611
31.1 Ove	eriew	611
31.1.1	Features	611
31.1.2	H.264 filter edge order in a MB:	611
31.1.3	RMVB filter order in a MB of:	612
31.2 IO F	Register Definition	613
31.3 RM	VB Register	613
31.3.1	Control Register	613
31.3.2	Data Format Register	614
31.3.3	RV_MBTYPE_CBP_H264_QP Register	615
31.3.4	RV_MBTYPE_CBP_LEFT_H264_DEPTH_OFFSET Register	616
31.3.5	RV_MBTYPE_CBP_ABOVE_H264_BS_EDG_7_0 Register	616
31.3.6	RV_MVD_H264_UP_STRD Register	616
31.3.7	RV_MVD_LEFT_ABOVE_H264_BS_EDG_15_8 Register	617
31.3.8	Y's UP input Data Start Address Register	617
31.3.9	U's UP input Data Start Address Register	617
31.3.10	V's UP input Data Start Address Register	618
31.3.11	Y's UP output Data Start Address Register	618
31.3.12	U's UP output Data Start Address Register	618
31.3.13	V's UP output Data Start Address Register	619
31.3.14	Y Input Destination Data Start Address Register	619
31.3.15	U Input Destination Data Start Address Register	620
31.3.16	V Input Destination Data Start Address Register	620
31.3.17	Y Output Destination Data Start Address Register	620
31.3.18	U Output Destination Data Start Address Register	621
31.3.19	V Output Destination Data Start Address Register	621
31.3.20	Y XCHG Input Destination Data Start Address Register	622
31.3.21	U XCHG Input Destination Data Start Address Register	622
31.3.22	V XCHG Input Destination Data Start Address Register	622
31.3.23	Y XCHG Output Destination Data Start Address Register	623
31.3.24	U XCHG Output Destination Data Start Address Register	623

	31.3.25	V XCHG Output Destination Data Start Address Register	623
	31.3.26	Y's UP in Data Line Stride Register	624
	31.3.27	UV's UP in Data Line Stride Register	624
	31.3.28	Y's UP out Data Line Stride Register	625
	31.3.29	UV's UP out Data Line Stride Register	625
	31.3.30	Y Input Stride Register	625
	31.3.31	UV Input Stride Register	626
	31.3.32	Y Output Stride Register	626
	31.3.33	UV Output Stride Register	626
	31.3.34	DMA Status/Command (DCS)	627
	31.3.35	Descriptor Head Address (DHA)	628
	31.3.36	Config Start Address(CSA)	628
	31.3.37	Rmvb alpha betax cr cl, total 36x32 ram	628
3	1.4 H26	4 Register	629
	31.4.1	Control Register	629
	31.4.2	Data Format Register	630
	31.4.3	H264_QP Register	632
	31.4.4	H264_DEPTH_OFFSET	632
	31.4.5	H264_BS_EDG_7_0 Register In h264	633
	31.4.6	RV_MVD_H264_UP_STRD Register	633
	31.4.7	H264_BS_EDG_15_8 Register in h264	634
	31.4.8	Y's UP input Data Start Address Register	634
	31.4.9	H264_BS_EDG_23_16 Register in h264	635
	31.4.10	H264_BS_EDG_31_24 Register in h264	635
	31.4.11	RV_Y_UP_O_ADDR_h264_O_STRD Register	636
	31.4.12	RV_UUP_O_ADDR_H264_O_ ADDR Register	636
	31.4.13	RV_VUP_O_ADDR_H264_IN_STRD Register	637
	31.4.14	Y Input Destination Data Start Address Register	637
	31.4.15	DMA Status/Command (DCS)	638
	31.4.16	Descriptor Head Address (DHA)	
	31.4.17	Config Start Address(CSA)	
	31.4.18	α'and β' LUT	640
	31.4.19	tc0' LUT	641

# **TABLES**

TABLE 2-1 THE MAIN JZRISC CORE FEATURES	9
TABLE 2-2 THE AUX JZRISC CORE FEATURES	10
TABLE 3-1 EMC PIN DESCRIPTION	12
TABLE 3-2 PHYSICAL ADDRESS SPACE MAP	14
TABLE 3-3 DEFAULT CONFIGURATION OF EMC CHIP SELECT SIGNALS	14
TABLE 3-4 STATIC MEMORY INTERFACE REGISTERS	16
TABLE 3-5 NAND FLASH INTERFACE REGISTERS	31
Table 3-6 SDRAM Registers	36
Table 3-7 SDRAM Address Multiplexing (32-bit data width) *4	49
TABLE 3-8 SDRAM COMMAND ENCODING (NOTES: 1)	50
TABLE 3-9 SDRAM MODE REGISTER SETTING ADDRESS EXAMPLE (32-BIT)	70
TABLE 3-10 SDRAM MODE REGISTER SETTING ADDRESS EXAMPLE (16-BIT)	70
TABLE 3-11 BOOT CONFIGURATION	74
Table 4-1 BCH Registers	77
Table 5-1 DMAC Registers	90
TABLE 5-2 TRANSFER REQUEST TYPES	94
TABLE 5-3 DETECTION INTERVAL LENGTH	98
TABLE 5-4 DESCRIPTOR STRUCTURE	104
TABLE 5-5 RELATIONSHIP AMONG DMA TRANSFER CONNECTION, REQUEST MODE AND TRANSF	ER MODE 109
Table 6-1 AHB Bus Arbiter Registers List	111
Table 6-2 AHB Bus Monitor Events	112
Table 6-3 AHB0 Master-ID	113
Table 7-1 CGU Registers Configuration	
TABLE 2 TYPICAL CL AND THE CORRESPONDING MAXIMUM ESR	131
TABLE 7-3 POWER/RESET MANAGEMENT CONTROLLER REGISTERS CONFIGURATION	133
TABLE 8-1 REGISTERS FOR REAL TIME CLOCK	142
TABLE 8-2 REGISTERS FOR HIBERNATING MODE	142
TABLE 8-3 CLOCK SELECT REGISTERS	155
Table 9-1 INTC Register	158
TABLE 10-1 PWM PINS DESCRIPTION	163
Table 13-1 GPIO Port A summary	194
TABLE 13-2 GPIO REGISTERS	200
TABLE 14-1 LCD CONTROLLER PINS DESCRIPTION	221
TABLE 14-2 LCD CONTROLLER REGISTERS DESCRIPTION	232
TABLE 15-1 SLCD PINS DESCRIPTION.	276
TABLE 16-1 TVE PINS DESCRIPTION	287
TABLE 17-1 AIC PINS DESCRIPTION	
TABLE 17-2 AIC REGISTERS DESCRIPTION	303
TABLE 17-3 SAMPLE DATA BIT RELATE TO SDATA_IN/SDATA_OUT BIT	326
TABLE 17-4 COLD AC '97 CODEC RESET TIMING PARAMETERS	329

## **TABLES**

TABLE 17-5 WARM AC '97 CODEC RESET TIMING PARAMETERS	330
TABLE 17-6 AUDIO SAMPLING RATE, BIT_CLK AND SYS_CLK FREQUENCIES	337
TABLE 17-7 BIT_CLK DIVIDER SETTING	338
TABLE 17-8 APPROXIMATE COMMON MULTIPLE OF SYS_CLK FOR ALL SAMPLE RATES	339
TABLE 17-9 CPM/AIC CLOCK DIVIDER SETTING FOR VARIOUS SAMPLING RATE IF PLL = 270.64MHz	339
TABLE 17-10 PLL PARAMETERS AND AUDIO SAMPLE ERRORS FOR EXCLK=12MHz	340
TABLE 18-1 CODEC SIGNAL IO PIN DESCRIPTION	343
TABLE 18-3 INTERNAL CODEC MAPPED REGISTERS DESCRIPTION (AIC REGISTERS)	345
TABLE 19-1 SADC PIN DESCRIPTION	393
TABLE 20-1 CAMERA INTERFACE PINS DESCRIPTION	411
Table 20-2 CIM Registers	412
Table 21-1 Command Token Format	430
TABLE 21-2 MMC/SD DATA TOKEN FORMAT	430
TABLE 21-3 MMC/SD CONTROLLER REGISTERS DESCRIPTION	431
TABLE 21-4 COMMAND DATA BLOCK STRUCTURE	449
TABLE 21-5 CARD STATUS DESCRIPTION	452
Table 21-6 SD Status Structure	455
TABLE 21-7 HOW TO STOP MULTIPLE BLOCK WRITE	465
TABLE 21-8 HOW TO STOP MULTIPLE BLOCK READ	465
TABLE 21-9 THE MAPPING BETWEEN COMMANDS AND STEPS	468
TABLE 22-1 SMART CARD CONTROLLER PINS DESCRIPTION	471
TABLE 22-2 I2C REGISTERS DESCRIPTION	472
TABLE 23-1 MICRO PRINTER CONTROLLER PINS DESCRIPTION	485
TABLE 23-2 SSI SERIAL PORT REGISTERS	486
TABLE 23-3 SSI INTERRUPTS	504
TABLE 24-1 UART PINS DESCRIPTION	505
TABLE 24-2 UART REGISTERS DESCRIPTION	506
TABLE 24-3 UART INTERRUPT IDENTIFICATION REGISTER DESCRIPTION	510
TABLE 25-1 ONE-WIRE CONTROLLER PINS DESCRIPTION	524
TABLE 25-2 OWI REGISTERS DESCRIPTION	525
Tari e 26.1 TSSI Pin Description	531

# **FIGURES**

Figure 1-1 Jz4755 Diagram	2
FIGURE 3-1 PHYSICAL ADDRESS SPACE MAP	13
FIGURE 3-2 EXAMPLE OF 32-BIT DATA WIDTH SRAM CONNECTION	21
FIGURE 3-3 EXAMPLE OF 16-BIT DATA WIDTH SRAM CONNECTION	22
FIGURE 3-4 EXAMPLE OF 8-BIT DATA WIDTH SRAM CONNECTION	22
FIGURE 3-5 BASIC TIMING OF NORMAL MEMORY READ	24
FIGURE 3-6 BASIC TIMING OF NORMAL MEMORY WRITE	24
FIGURE 3-7 NORMAL MEMORY READ TIMING WITH WAIT (SOFTWARE WAIT ONLY)	25
FIGURE 3-8 NORMAL MEMORY WRITE TIMING WITH WAIT (SOFTWARE WAIT ONLY)	25
FIGURE 3-9 NORMAL MEMORY READ TIMING WITH WAIT (WAIT CYCLE INSERTION BY WAIT# PIN)	26
FIGURE 3-10 EXAMPLE OF 32-BIT DATA WIDTH BYTE CONTROL SRAM CONNECTION	27
FIGURE 3-11 BYTE CONTROL SRAM READ TIMING	28
FIGURE 3-12 BYTE CONTROL SRAM WRITE TIMING	29
FIGURE 3-13 BURST ROM READ TIMING (SOFTWARE WAIT ONLY)	30
FIGURE 3-14 STRUCTURE OF NAND FLASH BOOT LOADER	32
FIGURE 3-15 STATIC BANK 2 PARTITION WHEN NAND FLASH IS USED (AN EXAMPLE)	33
FIGURE 3-16 EXAMPLE OF 8-BIT NAND FLASH CONNECTION	34
Figure 3-17 Synchronous DRAM Mode Register Configuration	41
FIGURE 3-18 EXAMPLE OF SYNCHRONOUS DRAM CHIP CONNECTION (1)	46
FIGURE 3-19 EXAMPLE OF SYNCHRONOUS DRAM CHIP CONNECTION (2)	47
FIGURE 3-20 SYNCHRONOUS DRAM 4-BEAT BURST READ TIMING (DIFFERENT ROW)	53
FIGURE 3-21 SYNCHRONOUS DRAM 4-BEAT BURST READ TIMING (SAME ROW)	54
FIGURE 3-22 SYNCHRONOUS DRAM 4-BEAT BURST WRITE TIMING (DIFFERENT ROW)	55
FIGURE 3-23 SYNCHRONOUS DRAM 4-BEAT BURST WRITE TIMING (SAME ROW)	56
FIGURE 3-24 SYNCHRONOUS DRAM 8-BEAT BURST READ TIMING (DIFFERENT ROW)	57
FIGURE 3-25 SYNCHRONOUS DRAM 8-BEAT BURST READ TIMING (SAME ROW)	58
FIGURE 3-26 SYNCHRONOUS DRAM 8-BEAT BURST WRITE TIMING (SAME ROW)	59
FIGURE 3-27 SYNCHRONOUS DRAM 8-BEAT BURST WRITE TIMING (DIFFERENT ROW)	60
FIGURE 3-28 SYNCHRONOUS DRAM SINGLE READ TIMING (DIFFERENT ROW)	61
FIGURE 3-29 SYNCHRONOUS DRAM SINGLE READ TIMING (SAME ROW)	62
FIGURE 3-30 SYNCHRONOUS DRAM SINGLE WRITE TIMING (DIFFERENT ROW)	63
FIGURE 3-31 SYNCHRONOUS DRAM SINGLE WRITE TIMING (SAME ROW)	64
FIGURE 3-32 SDRAM POWER-DOWN MODE TIMING (CKO STOPPED)	65
FIGURE 3-33 SDRAM POWER-DOWN MODE TIMING (CLOCK SUPPLIED)	65
FIGURE 3-34 SYNCHRONOUS DRAM AUTO-REFRESH OPERATION	66
FIGURE 3-35 SYNCHRONOUS DRAM AUTO-REFRESH TIMING	67
FIGURE 3-36 SYNCHRONOUS DRAM SELF-REFRESH TIMING	69
Figure 3-37 SDRAM Mode Register Write Timing 1 (Pre-charge All Banks)	72
FIGURE 3-38 SDRAM MODE REGISTER WRITE TIMING 2 (MODE REGISTER SET)	
Figure 5-1 Descriptor Transfer Flow	105

# **FIGURES**

FIGURE 5-2 EXAMPLE FOR STRIDE ADDRESS TRANSFER	106
FIGURE 7-1 BLOCK DIAGRAM OF PLL	128
FIGURE 7-2. OSCILLATING CIRCUIT FOR FUNDAMENTAL MODE	131
FIGURE 8-1 RTC CLOCK SELECTION PATH	156
FIGURE 14-1 BLOCK DIAGRAM WHEN USE OSD MODE	222
FIGURE 14-2 GENERAL 16-BIT AND 18-BIT TFT LCD TIMING	258
FIGURE 17-1 AIC BLOCK DIAGRAM	299
FIGURE 17-2 INTERFACE TO AN EXTERNAL AC'97 CODEC DIAGRAM	300
FIGURE 17-3 INTERFACE TO AN EXTERNAL MASTER MODE I2S/MSB-JUSTIFIED CODEC DIAGRAM	300
FIGURE 17-4 INTERFACE TO AN EXTERNAL SLAVE MODE I2S/MSB-JUSTIFIED CODEC DIAGRAM	300
FIGURE 17-5 AC-LINK AUDIO FRAME FORMAT	323
FIGURE 17-6 AC-LINK TAG PHASE, SLOT 0 FORMAT	323
FIGURE 17-7 AC-LINK DATA PHASES, SLOT 1 ~ SLOT 12 FORMAT	323
FIGURE 17-8 I2S DATA FORMAT	324
FIGURE 17-9 MSB-JUSTIFIED DATA FORMAT	324
FIGURE 17-10 COLD AC '97 CODEC RESET TIMING	329
FIGURE 17-11 WARM AC '97 CODEC RESET TIMING	330
FIGURE 17-12 TRANSMITTING/RECEIVING FIFO ACCESS VIA APB BUS	334
FIGURE 17-13 SYS_CLK, BIT_CLK AND SYNC GENERATION SCHEME	338
FIGURE 18-1 CODEC BLOCK DIAGRAM	344
FIGURE 18-2 INTERNAL CODEC WORKS WITH AIC	344
FIGURE 18-3 GOI VALUES	370
Figure 18-4 GO values	372
FIGURE 18-5 RAMP UP	375
FIGURE 18-6 AGC FUNCTION BLOCK DIAGRAM	376
FIGURE 18-7 AGC ADJUSTING WAVES	377
FIGURE 18-8 AGC ADJUST AREAS	378
FIGURE 18-9 CODEC POWER DIAGRAM	379
FIGURE 18-10 GAIN UP AND GAIN DOWN SEQUENCE	381
FIGURE 18-11 START UP SEQUENCE	384
FIGURE 18-12 SHUTDOWN SEQUENCE	386
FIGURE 18-13 CAPACITOR-LESS CONNECTION	388
FIGURE 18-14 CAPACITOR-COUPLED CONNECTION	389
FIGURE 18-15 MIC CONNECTION WITH MICBIAS	389
FIGURE 18-16 MIC CONNECTION WITH EXTERNAL V <sub>MICBIAS</sub>	390
FIGURE 18-17 GROUND DISTRIBUTING	391
FIGURE 18-18 THE BOTTOM CORNER OF CHIP PCB LAYER	392
FIGURE 19-1 6x5 KEYPAD CIRCUIT	407
FIGURE 19-3 WAIT FOR PEN-DOWN (C=1100) CIRCUIT	408
FIGURE 19-5 MEASURE X-POSITION (C=0010) CIRCUIT	409
FIGURE 19-7 MEASURE Y-POSITION (C=0011) CIRCUIT	409
FIGURE 20-1 TYPICAL BT.656 VERTICAL BLANKING INTERVALS FOR 625/50 VIDEO SYSTEMS	422
FIGURE 20-2 RT 656 8-RIT PARALLEL INTERFACE DATA FORMATION 625/50 VIDEO SYSTEMS	422

Figure 20-3 ITU656 Progressive Mode	424
FIGURE 21-1 MMC/SD CE-ATA CONTROLLER BLOCK DIAGRAM	429
Figure 22-1 I2C-bus Protocol.	475
FIGURE 22-2 I <sup>2</sup> C-BUS PROTOCOL (CONT.)	475
FIGURE 22-3 NORMAL 7 BIT ADDRESS AFTER START CONDITION	476
FIGURE 22-4 GENERAL CALL ADDRESS AFTER START CONDITION	477
FIGURE 22-5 START BYTE AFTER START CONDITION	477
FIGURE 22-6 A MASTER-TRANSMITTER ADDRESSES A SLAVE RECEIVER WITH A 7-BIT ADDRESS	478
Figure 22-7 A Master Reads the Slave Immediately after the First Byte (Master-Receiver)	479
Figure 22-8 I2C Initialization	480
FIGURE 22-9 I2C WRITE OPERATION FLOWCHART	481
FIGURE 22-10 I2C READ OPERATION FLOWCHART	482
FIGURE 22-11 READ OPERATION FLOWCHART (CONT.)	483
FIGURE 23-1 SPI SINGLE CHARACTER TRANSFER FORMAT (PHA = 0)	498
FIGURE 23-2 SPI SINGLE CHARACTER TRANSFER FORMAT (PHA = 1)	498
FIGURE 23-3 SPI BACK-TO-BACK TRANSFER FORMAT	499
FIGURE 23-4 SPI FRAME INTERVAL MODE TRANSFER FORMAT (ITFRM = 0, LFST = 0)	500
FIGURE 23-5 SPI FRAME INTERVAL MODE TRANSFER FORMAT (ITFRM = 1, LFST = 1)	501
Figure 23-6 TI's SSP Single Transfer Format	501
FIGURE 23-7 TI'S SSP BACK-TO-BACK TRANSFER FORMAT	502
Figure 23-8 National Microwire Format 1 Single Transfer	502
FIGURE 23-9 NATIONAL MICROWIRE FORMAT 1 BACK-TO-BACK TRANSFER	503
FIGURE 23-10 NATIONAL MICROWIRE FORMAT 2 READ TIMING	503
FIGURE 23-11 NATIONAL MICROWIRE FORMAT 2 WRITE TIMING	503



# 1 Overview

Jz4755 is a multimedia application processor targeting for mobile devices like PMP, mobile digital TV, and GPS. Incorporating the XBurst<sup>®</sup> CPU core based on leading micro-architecture technology, this processor provides high integration, high performance and low power consumption solution for embedded device.

This SOC introduces an innovative dual-core architecture to handle mobile computing and high quality video application. The main XBurst CPU core, with 16K instruction cache and 16K data cache operating at 360MHz, performs OS related tasks. The auxiliary XBurst core, in together with the on chip video accelerators and Image Processing Unit, undertake the multimedia tasks.

The memory interface supports a variety of memory types that allow flexible design requirements, include the glueless connection to SLC/4-bit MLC/8-bit MLC NAND Flash for cost sensitive applications. On-chip modules such as LCD controller, audio CODEC, multi-channel SAR-ADC, AC97/I2S controller, TS interface and camera interface offer designers a rich suite of peripherals for multimedia application. TV encoder unit and 3 channels 10-bits DACs provide composite/S-video/component TV signal output in PAL or NTSC format. In addition, XVGA output up to 1024x768 is provided. WLAN, Bluetooth and expansion options are supported through high-speed SPI and MMC/SD/SDIO host controllers. And the other peripherals such as USB 2.0 device, UART and SPI as well as general system resources provide enough computing and connectivity capability for many applications.



# 1.1 Block Diagram




Figure 1-1 Jz4755 Diagram



## 1.2 Features

## 1.2.1 Main CPU core

- Master CPU core, boot system from this core
- XBurst<sup>®</sup> RISC instruction set to support Linux and WinCE
- XBurst<sup>®</sup> SIMD instruction set to support multimedia acceleration
- XBurst<sup>®</sup> 8-stage pipeline micro-architecture up to 360MHz
- 16K I-Cache, 16K D-Cache
- 32-entry dual-pages joint-TLB, 4 entry Instruction TLB and 4 entry data TLB
- 16KB tightly coupled memory with a dedicated descriptor DMA

#### 1.2.2 Aux CPU core

- Slave CPU core, a powerful auxiliary for master CPU core
- XBurst<sup>®</sup> RISC instruction set to support Linux and WinCE
- XBurst<sup>®</sup> SIMD instruction set to support multimedia acceleration
- XBurst<sup>®</sup> 8-stage pipeline micro-architecture up to 360MHz
- 32KB tightly coupled memory with a dedicated descriptor DMA
- Simple hardware spinlock method supports complicated resource sharing
- A dedicated IRQ supports asynchonous communication with master CPU core

## 1.2.3 Multimedia support

- Video accelerator
  - Motion compensation
  - Motion estimation
  - De-block
  - DCT/IDCT for 4x4 block
- IPU (Image Processing Unit)
  - Video frame resize
  - Color space conversion: 420/444/422 YUV to RGB convert

# 1.2.4 Memory sub-system

- NAND Flash interface
  - Support 4-bit/8-bit MLC NAND as well as SLC NAND
  - Support all 8-bit/16-bit NAND Flash devices regardless of density and organization
  - Support automatic boot up from NAND Flash devices
- Synchronous DRAM Interface
  - Standard SDRAM and Mobile SDRAM
  - Programmable size and base address
  - 32-bit or 16-bit data bus width
  - Multiplexes row/column addresses according to SDRAM capacity



- Two-bank or four-bank SDRAM is supported
- Supports auto-refresh and self-refresh functions
- Supports power-down mode to minimize the power consumption of SDRAM
- Supports page mode
- 1 Chip select
- Direct Memory Access Controller
  - Eight independent DMA channels
  - Descriptor supported
  - Transfer data units: 8-bit, 16-bit, 32-bit, 16-byte or 32-byte
  - Transfer requests can be: auto-request within DMA; and on-chip peripheral module request
  - Interrupt on transfer completion or transfer error
  - Supports two transfer modes: single mode or block mode
- 8kB Boot ROM memory
- The Jz4755 processor system supports little endian only

#### 1.2.5 Clock generation and power management

- On-chip oscillator circuit for an 32768Hz clock and an 24MHz clock
- On-chip phase-locked loops (PLL) with programmable multiple-ratio. Internal counter are used to ensure PLL stabilize time
- PLL on/off is programmable by software
- ICLK, PCLK, HCLK, HHCLK, MCLK and LCLK frequency can be changed separately for software by setting division ratio
- Supports six low-power modes and function: NORMAL mode; DOZE mode; IDLE mode;
   SLEEP mode; HIBERNATE mode; and MODULE-STOP function.

## 1.2.6 On-chip peripherals

- General-Purpose I/O ports
  - Total GPIO pin number is 125
  - Each pin can be configured as general-purpose input or output or multiplexed with internal chip functions
  - Each pin can act as a interrupt source and has configurable rising/falling edge or high/low level detect manner, and can be masked independently
  - Each pin can be configured as open-drain when output
  - Each pin can be configured as internal resistor pull-up
- RTC (Real Time Clock)
  - 32-bit second counter
  - 1Hz from 32768hz
  - Alarm interrupt
  - Independent power
  - A 32-bits scratch register used to indicate whether power down happens for RTC power



#### Interrupt controller

- Total 32 maskable interrupt sources from on-chip peripherals and external request through GPIO ports
- Interrupt source and pending registers for software handling
- Unmasked interrupts can wake up the chip in sleep or standby mode

#### Timer and counter unit with PWM output

- Provide six separate channels
- 16-bit A counter and 16-bit B counter with auto-reload function every channel
- Support interrupt generation when the A counter underflows
- Three clock sources: RTCLK (real time clock), EXCLK (external clock input), PCLK (APB Bus clock) selected with 1, 4, 16, 64, 256 and 1024 clock dividing selected
- Four PWM outputs

#### OS Timer

- One channel
- 32-bit counter and 32-bit compare register
- Support interrupt generation when the counter matches the compare register
- Three clock sources: RTCLK (real time clock), EXCLK (external clock input), PCLK (APB Bus clock) selected with 1, 4, 16, 64, 256 and 1024 clock dividing selected

#### Watchdog timer

- 16-bit counter in RTC clock with 1, 4, 16, 64, 256 and 1024 clock dividing selected
- Generate power-on reset

#### LCD controller

- Single-panel display in active mode, and single- or dual-panel displays in passive mode
- TV-out in NTSC or PAL, CVBS or S-video or Component signals
- 2, 4, 16 grayscales and up to 4096 colors in STN mode
- 2, 4, 16, 256, 4K, 32K, 64K, 256K and 16M colors in TFT mode
- 24-bit data bus
- Support 1,2,4,8 pins STN panel, 16bit, 18bit and 24bit TFT and 8bit I/F TFT
- Display size up to 1280×1024 pixels
- 256×16 bits internal palette RAM
- Support ITU601/656 data format
- Support smart LCD (SRAM-like interface LCD module)
- Support delta RGB
- One single color background and two foreground OSD

#### AC97/I2S controller

- Supports 8, 16, 18, 20 and 24 bit for sample for AC-link and I2S/MSB-Justified format
- DMA transfer mode support



- Support variable sample rate mode for AC-link format
- Power down mode and two wake-up mode support for AC-link format
- Programmable Interrupt function support
- Support the on-chip CODEC
- Support off-chip CODEC

#### Camera interface module

- Input image size up to 4096×4096 pixels
- Supports CCIR656 data format
- Bayer RGB, YCbCr 4:2:2 and YCbCr 4:4:4 data format
- 32×32 image data receive FIFO with DMA support

#### • On-chip audio CODEC

- 24-bit DAC, SNR: 90dB
- 24-bit ADC, SNR: 85dB
- Sample rate: 8/9.6/11.025/12/16/22.05/24/32/44.1/48/96kHz
- L/R channels line input
- MIC input
- L/R channels headphone output amplifier support up to 16ohm load
- Capacitor-coupled

#### SADC

- 12-bit, 2Mbps, SNR@500kHz is 61dB, THD@500kHz is -71dB
- XP/XN, YP/YN inputs for touch screen
- Battery voltage input
- 1 generic input channel

#### Two MMC/SD/SDIO controllers (MSC0, MSC1)

- Support automatic boot up from MSC0, which has 4-bit data bus
- MSC1 with 4-bit data bus
- Compliant with "The MultiMediaCard System Specification version 4.2"
- Compliant with "SD Memory Card Specification version 2.0" and "SDIO Card Specification version 1.0" with 1 command channel and 4 data channels
- Up to 320 Mbps data rate in MSC0
- Up to 320 Mbps data rate in MSC1
- Supports up to 10 cards (including one SD card)
- Maskable hardware interrupt for SD I/O interrupt, internal status, and FIFO status

#### I2C bus interface

- Only supports single master mode
- Supports I2C standard-mode and F/S-mode up to 400 kHz
- Double-buffered for receiver and transmitter
- Supports general call address and START byte format after START condition



## Synchronous serial interface

- Up to 50MHz speed
- Supports three formats: TI's SSP, National Microwire, and Motorola's SPI
- Configurable 2 17 (or multiples of them) bits data transfer
- Full-duplex/transmit-only/receive-only operation
- Supports normal transfer mode or Interval transfer mode
- Programmable transfer order: MSB first or LSB first
- 17-bit width, 128-level deep transmit-FIFO and receive-FIFO
- Programmable divider/prescaler for SSI clock
- Back-to-back character transmission/reception mode

#### UART

- 5, 6, 7 or 8 data bit operation with 1 or 1.5 or 2 stop bits, programmable parity (even, odd, or none)
- 32x8bit FIFO for transmit and 32x11bit FIFO for receive data
- Interrupt support for transmit, receive (data ready or timeout), and line status
- Supports DMA transfer mode
- Provide complete serial port signal for modem control functions
- Support slow infrared asynchronous interface (IrDA)
- IrDA function up to 115200bps baudrate
- UART function up to 3.7Mbps baudrate
- Hardware flow control

#### USB 2.0 device interface

- Compliant with USB protocol revision 2.0
- High speed and full speed supported
- Embedded USB 2.0 PHY

#### TS slave interface

- 8-bit or 1-bit data bus selectable
- Support PID filtering



# 1.3 Characteristic

Item	Characteristic
Process Technology	0.18um CMOS
Power supply voltage	I/O: 3.3 ± 0.3V
	Core: 1.8 ± 0.2
Package	LQFP176, 20mm x 20mm x 1.4mm, 0.4mm pitch
Operating frequency	360MHz
Power consumption	400mw @ 360MHz



# 2 CPU Core

At the heart of the chip, there are two JzRISC processor cores, main CPU core and AUX CPU core. Main CPU is the master and AUX is the slave. JzRISC adopts a brand new micro-architecture which provides superior performance and power consumption than existent industry cores. Detailed description of JzRISC cores is specified in document titled "JzRISC Core User Manual"

Key features of JzRISC cores implemented in this chip are as following:

**Table 2-1 The Main JzRISC Core Features** 

Item	Features
RISC ISA	Industry standard Instruction set architecture
	32 32-bit general purpose registers
Ingenic Media ISA	Implement 114 SIMD like instructions for multimedia acceleration
	See document "JZ SIMD Instruction Set"
Ingenic Floating Point ISA	Not implemented
Multiply-Divide Unit	Maximum issue rate of one 32x16 multiply every clock
(MDU)	Maximum issue rate of one 32x32 multiply every other clock
	Minimum 2 clock cycle, maximum 34 clock cycles for division
Memory Manager Unit	4 G-Bytes of address space
(MMU)	32/16 dual-entry full associative joint TLB plus 4 dual-entry ITLB and 4
	dual-entry DTLB respectively
	7 different page size from 4Kb to 16MB supported in any entry
	Support entry lock
	Space identifier ASID: 8 bits
Data Cache	Physically-indexed, physically-tagged
	4 way, 8-word line, alterable size: 4K, 8K, 16K bytes
	LRU replacement algorithm
	Write-back, write-through
	16-word depth write buffer
Instruction Cache	Physically-indexed, physically-tagged
	4 way, 8-word line, alterable size: 4K, 8K, 16K bytes
	LRU replacement algorithm
Debug&JTAG	JTAG interface to host machine
	ACC mode to accelerate JTAG memory access
	Two instruction and one data breakpoints
Branch Target Buffer	Virtally-tagged
(BTB)	Up to 64 entry direct mapped
	2-bit branch history maintained
Bus Interface	compliance with AHB protocol



Tightly	coupled	sharing	High speed 16KB on-chip SRAM (same freqency as CPU)						
memory	(TCSM)		4 banks support concurrent accessing by CPU and other AHB masters						
Dedicate	ed DDMA		Descriptor DMA tightly coupled with TCSM						
			Transport data between TCSM and other AHB slaves						
			Support 2-dimensional array transfer						

# **Table 2-2 The AUX JzRISC Core Features**

Item	Features								
RISC ISA	Industry standard Instruction set architecture								
	32 32-bit general purpose registers								
Ingenic Media ISA	Implement 114 SIMD like instructions for multimedia acceleration								
	See document "JZ SIMD Instruction Set"								
Ingenic Floating Point ISA	Not implemented								
Multiply-Divide Unit	Maximum issue rate of one 32x16 multiply every clock								
(MDU)	Maximum issue rate of one 32x32 multiply every other clock								
	Minimum 2 clock cycle, maximum 34 clock cycles for division								
Memory Manager Unit	Not included								
(MMU)									
Data Cache	Not included								
Instruction Cache	Not included								
Debug&JTAG	Not included								
Branch Target Buffer	Not included								
(BTB)									
Bus Interface	compliance with AHB protocol								
Tightly coupled sharing	High speed 32KB on-chip SRAM (same frequency as CPU)								
memory (TCSM)	4 banks support concurrent accessing by CPU and other AHB masters								
Dedicated DDMA	Descriptor DMA tightly coupled with TCSM								
	Transport data between TCSM and other AHB slaves								
	Support 2-dimensional array transfer								



# **3 External Memory Controller**

#### 3.1 Overview

The External Memory Controller (EMC) divides the off-chip memory space and outputs control signals complying with specifications of various types of memory and bus interfaces. It enables the connection of static memory, NAND flash memory, synchronous DRAM, etc., to this processor.

#### Static memory interface

- Direct interface to ROM, Burst ROM, SRAM and NOR Flash.
- Support 4 external chip selection CS4~1#. Each bank can be configured separately.
- The size and base address of static memory banks are programmable.
- Output of control signals allowing direct connection of memory to each bank. Write strobe setup time and hold time periods can be inserted in an access cycle to enable connection to low-speed memory
- Wait state insertion can be controlled by program.
- Wait insertion by WAIT pin.
- Automatic wait cycle insertion to prevent data bus collisions in case of consecutive memory accesses to different banks, or a read access followed by a write access to the same bank

#### NAND flash interface

- Support on CS4~CS1, sharing with static memory bank4~bank1.
- Support most types of NAND flashes, including 8-bit and 16-bit bus width, 512B and 2KB page size. For 512B page size, 3 and 4 address cycles are supported. For 2KB page size, 4 and 5 address cycles are supported.
- Support read/erase/program NAND flash memory.
- Support boot from NAND flash.

#### SDRAM Interface

- Support 2 chip selection DCS0# and DCS1#.
- Support both 32-bit and 16-bit bus width.
- Support both two-bank and four-bank type SDRAM.
- Support burst operation.
- Support both auto-refresh and self-refresh functions.
- The size and base address of each bank is configurable.
- Multiplexes row/column addresses according to SDRAM capacity
- Controls timing of SDRAM direct-connection control signals according to register setting
- Supports power-down mode to minimize the power consumption of SDRAM
- Support page mode



# 3.2 Pin Description

Following table list the EMC pins.

**Table 3-1 EMC Pin Description** 

Pin Name	I/O	Signal	Description
Data Bus	I/O	D31 – D0	Data I/O
Address bus	0	A25-A0	Address output
Static chip	0	CS4~1#	Chip select signal that indicates the static bank being
select 4 ~ 1			accessed
SDRAM chip	0	DCS0#	Chip select signal that indicates the SDRAM bank being
select			accessed
SDRAM chip	0	DCS1#	Chip select signal that indicates the SDRAM bank being
select			accessed
Read enable	0	RD#/	For Static memory read enable signal
Write enable	0	WE# /	Static memory write enable signal
Column address strobe	0	CAS#	SDRAM column address strobe signal
Row address	0	RAS#	SDRAM row address strobe signal
strobe		NAO#	SDRAW TOW address strope signal
Read/write	0	RD/WR#	Data bus direction designation signal
rcad/write		IND/WIN	Also used as SDRAM write enable signal
Byte enable 0	0	WE0# /	For non-byte-control static memory , D7-0 write enable
			signal,
		BE0# /	For byte-control static memory , D7-0 selection signal
		DQM0 /	For SDRAM, D7–D0 selection signal
Byte enable 1	0	WE1# /	For non-byte-control static memory , D15-8 write enable signal
		BE1# /	For byte-control static memory , D15-8 selection signal
		DQM1/	For SDRAM, D15–D8 selection signal
Byte enable 2	0	WE2# /	For non-byte-control static memory, D23-16 write enable signal
		BE2# /	For byte-control static memory, D23-16 selection signal
		DQM2 /	For SDRAM , D23–D16 selection signal
Byte enable 3	0	WE3# /	For static memory , D31-24 write enable signal
		BE3# /	For byte-control static memory , D31-24 selection signal
		DQM3	For SDRAM, D31–D24 selection signal.
SDRAM Clock	0	CKE	Enable the SDRAM clock
enable			
SDRAM Clock	0	СКО	SDRAM clock
Wait	I	Wait# /	External wait state request signal for memory-like devices
NAND flash	0	FRE#	NAND flash read enable signal
read enable			
NAND flash	0	FWE#	NAND flash write enable signal
write enable			
NAND flash	I	FRB#	Indicates NAND flash is ready or busy (When Nand flash
ready/busy			boot, GPC30 is used as FRB# of CS1#)



# 3.3 Physical Address Space Map

Both virtual spaces and physical spaces are 32-bit wide in this architecture. Virtual addresses are translated by MMU into physical address which is further divided into several partitions for static memory, SDRAM, and internal I/O.




Figure 3-1 Physical Address Space Map



**Table 3-2 Physical Address Space Map** 

Start Address	End Address	Connectable Memory	Capacity
H'0000 0000	H'07FF FFF	SDRAM space	128 MB
H'0800 0000	H'0FFF FFFF	Static memory space	128 MB
H'1000 0000	H'13FF FFFF	Internal I/O space	64 MB
H'1400 0000	H'1BFF FFFF	Static memory space	128MB
H'1C00 0000	H'1FBF FFFF	Un-used	60MB
H'1FC0 0000	H'1FC0 1FFF	On-chip boot ROM	8KB
H'1FC0 1000	H'1FFF FFFF	Un-used	4095KB
H'2000 0000	H'BFFF FFFF	SDRAM space	2944 MB
H'D000 0000	H'FFFF FFFF	Reserved space	512 MB

The base address and size of each memory banks are configurable. Software can re-configure these memory banks according to the actual connected memories. Following table lists the default configuration after reset.

**Table 3-3 Default Configuration of EMC Chip Select Signals** 

Chip-Selec	Connected Memory	Capacit	Memory	Start	End Address				
t Signal		у	Width *1	Address					
CS1#	Static memory bank 1	8 MB	8, 16, 32	H'1800 0000	H'1BFF FFFF				
CS2#	Static memory bank 2	8 MB	8, 16, 32	H'1400 0000	H'17FFFFFF				
CS3#	Static memory bank 3	8 MB	8, 16, 32	H'0C00 0000	H'0FFF FFFF				
CS4#	Static memory bank 4	8 MB	8, 16, 32	H'0800 0000	H'0BFF FFFF				
DCS0#*3	SDRAM bank	128 MB	16, 32	H'2000 0000	H'27FF FFFF				
DCS1# <sup>*3</sup>	SDRAM bank	128 MB	16, 32	H'2800 0000	H'2FFF FFFF				

#### Notes:

- 1) Data width of static memory banks can be configured to 8, 16 or 32 bits by software.
- 2) The 8KB address space from H'1FC00000 to H'1FC01FFF in bank 0 is mapped to on-chip boot ROM. The other memory spaces in bank 0 are not used.
- 3) To support large SDRAM space, EMC re-maps the physical address H'00000000-H07FFFFFF to H'20000000-H'27FFFFF. Software must configure the SDRAM base address by the re-mapped address.



# 3.4 Static Memory Interface

The static memory controller provides a glueless interface to SRAM's, ROMs (PROMs/EPROMs/FLASH), dual port memory, IO devices, and many other peripherals devices. It can directly control up to 4 devices using four chip select lines. Additional devices may be supported through external decoding of the address bus. The Device Controller shares the data and address busses with the SDRAM controller. Thus, only one memory subsection (SDRAM, memory, or IO) can be active at any time.

Each chip select can directly access memory or IO devices that are 8-bits, 16-bits, or 32-bits wide. Each device connected to a chip select line has 2 associated registers that control its operation and the access timing to the external device. The Static Memory Control Register SMCRn specifies various configurations for the device. The Static Memory Address Configuration Register SACRn specifies the base address and size for each device, enabling any device to be located anywhere in the physical address range.

The static memory interface includes the following signals:

- Four chip selects, CS4~1#
- Twenty-six address signals, A25-A0
- One read enable, RD#
- One write enable, WE#
- Four byte enable, BE3~1#
- One wait pin, WAIT#

The SMT field in SMCRn registers specifies the type of memory and BW field specifies the bus width. BOOT\_SEL[1:0] defines whether system boot from Nor or Nand flash and the page size when boot from Nand flash.




# 3.4.1 Register Description

**Table 3-4 Static Memory Interface Registers** 

Name	Description	RW	Reset Value	Address	Access Width
SMCR1	Static memory control register 1	RW	0x0FFF7700	0x13010014	32
SMCR2	Static memory control register 2	RW	0x0FFF7700	0x13010018	32
SMCR3	Static memory control register 3	RW	0x0FFF7700	0x1301001C	32
SMCR4	Static memory control register 4	RW	0x0FFF7700	0x13010020	32
SACR1	Static memory bank 1 address configuration register	RW	0x000018FC	0x13010034	32
SACR2	Static memory bank 2 address configuration register	RW	0x000016FE	0x13010038	32
SACR3	Static memory bank 3 address configuration register	RW	0x000014FE	0x1301003C	32
SACR4	Static memory bank 4 address configuration register	RW	0x00000CFC	0x13010040	32

# 3.4.1.1 Static Memory Control Register (SMCR1~4)

SMCR1~4 are 32-bit read/write registers that contain control bits for static memory. On reset, SMCR1~4 are initialized to 0x0FFF7700.



Bits	Name	Description	RW
31:28	Reserved	Writes to these bits have no effect and always read as 0.	R
27:24	STRV	Static Memory Recovery Time: Its value is the number of idle cycles	RW
		(0~15 cycles) inserted between bus cycles when switching from one bank	
		to another bank or between a read access to a write access in the same	
		bank. Its initial value is 0xF (15 cycles).	
23:20	TAW	<b>Access Wait Time:</b> For normal memory, these bits specify the number of wait cycles to be inserted in read strobe time. For burst ROM, these bits	RW
		specify the number of wait cycles to be inserted in first data read strobe	
		time.	



		TAW3~(	) Wait cycle	Wait# Pin							
		0000	0 cycle	Ignored							
		0001	1 cycle	Enabled							
		0010	2 cycles	Enabled							
		0011	3 cycles	Enabled							
		0100	4 cycles	Enabled							
		0101	5 cycles	Enabled							
		0110	6 cycles	Enabled							
		0111	7 cycles	Enabled							
		1000	8 cycles	Enabled							
		1001	9 cycles	Enabled							
		1010	10 cycles	Enabled							
		1011	12 cycles	Enabled							
		1100	15 cycles	Enabled							
		1101	20 cycles	Enabled							
		1110	25 cycles	Enabled							
		1111	31 cycles	Enabled (Initial Value)							
19:16	TBP	Burst Pitch	Time: For bur	st ROM, these bits specify the number of wait	RW						
		cycles to be	inserted in sub	sequent access. For normal memory, these							
		bits specify t	he number of v	wait cycles to be inserted in write strobe time.							
		TBP3~0	Wait cycle	Wait# Pin							
		0000	0 cycle	Ignord							
		0001	1 cycle	Enabled							
		0010	2 cycles	Enabled							
		0011	3 cycles	Enabled							
		0100	4 cycles	Enabled							
		0101	5 cycles	Enabled							
		0110	6 cycles	Enabled							
		0111	7 cycles	Enabled							
		1000	8 cycles	Enabled							
		1001	9 cycles	Enabled							
		1010	10 cycles	Enabled							
		1011	12 cycles	Enabled							
		1100	15 cycles	Enabled							
		1101	20 cycles	Enabled							
		1110	25 cycles	Enabled							
		1111	31 cycles	Enabled (Initial Value)							
15	Reserved	Writes to the	se bits have n	o effect and always read as 0.	R						
14:12	TAH	Address Ho	Id Time: Thes	se bits specify the number of wait cycles to be	RW						
		inserted from	negation of re	ead/write strobe to address.							
		TAH2~0	Wait cycle								
		000	0 cycle								
		001	1 cycle								



	T										
		010	2 cycles								
		011	3 cycles								
		100	4 cycles								
		101	5 cycles								
		110	6 cycles								
		111	7 cycles (Initial Value)								
11	Reserved	served Writes to these bits have no effect and always read as 0.									
10:8	TAS	Address Setup Time: These bits specify the number of wait cycles (0~7   F									
		cycles) to be	inserted from address to assertion of read/write strobe.								
		TAS2~0	Wait cycle								
		000	0 cycle								
		001	1 cycle								
		010	2 cycles								
		011	3 cycles								
		100	4 cycles								
		101	5 cycles								
		110	6 cycles								
		111 7 cycles (Initial Value)									
7:6	BW	Bus Width :	These bits specify the bus width. this filed is writeable and	RW							
		are initialized	are initialized to 0 by a reset.								
		BW1~0	Bus Width								
		00	8 bits (Initial Value)								
		01	16 bits								
		10	32 bits								
		11	Reserved								
5:4	Reserved	Writes to the	se bits have no effect and always read as 0.	R							
3	ВСМ	1	Control Mode (BCM): When SRAM is connected; this bit	RW							
		1	type of SRAM. This bit is only valid when SMT is set to 0.								
		ВСМ	Description								
		0	SRAM is set to normal mode (Initial Value)								
		1	SRAM is set to byte control mode								
2:1	BL		h (BL1, BL0): When Burst ROM is connected; these bits								
		_	umber of burst in an access. These bits are only valid when								
		SMT is set to	•								
		BL1~0	Burst Length								
		00	4 consecutive accesses. Can be used with 8-, 16-, or								
			32-bit bus width (Initial Value).								
		01	8 consecutive accesses. Can be used with 8-, 16-, or								
			32-bit bus width								
		10	16 consecutive accesses. Can only be used with 8- or								
		10	16-bit bus width. Do not specify for 32-bit bus width								
		11	• •								
		11	32 consecutive accesses. Can only be used with 8-bit bus								
			width								



0	SMT	Static Memo	ory Type (SMT): This bit specifies the type of static memory.	RW						
		SMT	Description							
		0	Normal Memory (Initial Value)							
		1	Burst ROM							



## 3.4.1.2 Static Bank Address Configuration Register (SACR1~4)

SACR1~4 defines the physical address for static memory bank 1 to 4, respectively. Each register contains a base address and a mask. When the following equation is met:

(physical\_address [31:24] & MASK<sub>n</sub>) == BASE<sub>n</sub>

The bank n is active. The *physical\_address* is address output on internal system bus. Static bank regions must be programmed so that each bank occupies a unique area of the physical address space. Bank 0 base address must be 0 because it's system boot address. Programming overlapping bank regions will result in unpredictable error. These registers are initialized by a reset.

	SACR1 SACR2 SACR3 SACR4														<b>0</b> x′	130	100		0x1	301 301 301	00	38								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 1	12 BAS	10	9	8	7	6		4 MA		2	1	0
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0														

Bits	Name	Description		RW				
31:16	Reserved	Writes to these bits have no	Writes to these bits have no effect and read always as 0.					
15:8	BASE	Address Base: Defines the base address of Static Bank n (n = 1 to 4).						
		The initial values are:						
		SACR1.BASE	0x18					
		SACR2.BASE	0x14					
		SACR3.BASE	0x0C					
		SACR4.BASE	0x08					
23:20	MASK	Address Mask: Defines the	mask of Static Bank n (n = 1 to 4).	RW				
		The initial values are:						
		SACR1.MASK	0xFC					
		SACR2.MASK	0xFC					
		SACR3.MASK	0xFC					
		SACR4.MASK	0xFC					

# 3.4.2 Example of Connection

Following figures shows examples of connection to 32-, 16- and 8-bit data width normal memory.






Figure 3-2 Example of 32-Bit Data Width SRAM Connection






Figure 3-3 Example of 16-Bit Data Width SRAM Connection




Figure 3-4 Example of 8-Bit Data Width SRAM Connection



#### 3.4.3 Basic Interface

When SMT field in SMCRn (n = 1 to 4) is 0 and BCM field is 0, normal memory (non-burst ROM, Flash, normal SRAM or memory-like device) is connected to bank n. When bank n (n = 1 to 4) is accessed, CSn# is asserted as soon as address is output. In addition, the RD# signal, which can be used as OE#, and write control signals, WE0# to WE3#, are asserted.

The TAS field in SMCRn is the latency from CSn# to read/write strobe. The TAW3 field is the delay time of RD# in read access. TBP3~0 field is the delay time of WE# and WEn# in write access. In addition, any number of waits can be inserted by means of the external pin (WAIT#). The TAH field is the latency from RD# and WEn# negation to CSn# negation, also the hold time to address and write data.

All kinds of normal memories (non-burst ROM, normal SRAM and Flash) have the same read and write timing. There are some requirements for writes to flash memory. Flash memory space must be un-cacheable and un-buffered. Writes must be exactly the width of the populated Flash devices on the data bus (no byte writes to a 32-bit bus or word writes to a 16-bit bus, and so on). Software is responsible for partitioning commands and data, and writing them out to Flash in the appropriate sequence.

#### **Glossary**

Th - hold cycle

Tw - wait cycle

Ts - setup cycle


T1 - read inherent cycle or first write inherent cycle

T2 - last write inherent cycle

Tb - burst read inherent cycle




Following figures show the timing of normal memory. A no-wait read access is completed in one cycle and a no-wait write access is completed in two cycles. Therefore, there is no negation period in case of access at minimum pitch.




\*In this example, SMCRn:MT = 0, BCM = 0, TAS = 0, TAW = 0, TAH = 0

Figure 3-5 Basic Timing of Normal Memory Read




**Figure 3-6 Basic Timing of Normal Memory Write** 





\*In this example, SMCRn: SMT = 0, BCM = 0, TAS = 1, TAW = 1, TAH = 1


Figure 3-7 Normal Memory Read Timing With Wait (Software Wait Only)



\*In this example, SMCRn: SMT = 0, BCM = 0, TAS = 1, TBP = 1, TAH = 1

Figure 3-8 Normal Memory Write Timing With Wait (Software Wait Only)





\*In this example, SMCRn: SMT = 0, BCM = 0, TAS = 1, TAW = 1, TAH=1

Figure 3-9 Normal Memory Read Timing With Wait (Wait Cycle Insertion by WAIT# pin)



#### 3.4.4 Byte Control

The byte control SRAM interface is a memory interface that outputs a byte select strobe WEn# in both read and write bus cycles. It has 16 bit data pins, and can be directly connected to SRAM which has an upper byte select strobe and lower byte select strobe function such as UB# and LB#.

In read/write access, RD#/WE# is used as read/write strobe signal and WEn# are used as byte select signals.

Following figure shows an example of byte control SRAM connection to processor.





Figure 3-10 Example of 32-Bit Data Width Byte Control SRAM Connection


Following figures show examples of Byte Control SRAM timing.



\*In this example, SMCRn: SMT = 0, BCM = 1, TAS = 1, TAW = 1, TAH = 1

Figure 3-11 Byte Control SRAM Read Timing





\*In this example, SMCRn: SMT = 0, BCM = 1, TAS = 1, TBP = 1, TAH = 1

Figure 3-12 Byte Control SRAM Write Timing




#### 3.4.5 Burst ROM Interface

Setting SMT to 1 in SMCRn allows burst ROM to be connected to bank n (n = 1 to 4). The burst ROM interface provides high-speed access to ROM that has a nibble access function. Basically, access is performed in the same way as for normal memory, but when the first cycle ends, only the address is changed before the next access is executed. When 8-bit burst ROM is connected, the number of consecutive accesses can be set as 4, 8, 16, or 32 with bits BL1~0. When 16-bit ROM is connected, 4, 8, or 16 can be set in the same way. When 32-bit ROM is connected, 4 or 8 can be set.

For burst ROM read, TAW sets the delay time from read strobe to the first data, TBP sets the delay time from consecutive address to data. Burst ROM writes have the same timing as normal memory except TAW instead of TBP is used to set the delay time of write strobe.

WAIT# pin sampling is always performed when one or more wait states are set.

Following figures show the timing of burst ROM.



\*In this example, SMT = 1, BL = 0, TAS = 1, TAW = 3, TBP = 1, TAH = 1

Figure 3-13 Burst ROM Read Timing (Software Wait Only)



#### 3.5 NAND Flash Interface

NAND flash can be connected to static memory bank 4~ band 1. Both 8-bit and 16-bit NAND flashes are supported. A mechanism for booting from NAND flash is also supported.


# 3.5.1 Register Description

**Table 3-5 NAND Flash Interface Registers** 

Name	Description		Reset Value	Address	Access Width
NFCSR	NAND flash control/status register	RW	0x00000000	0x13010050	32

## 3.5.1.1 NAND Flash Control/Status Register (NFCSR)

NFCSR is a 32-bit read/write register that is used to configure NAND flash. It is initialized by any reset.



Bits	Name	Description	RW		
31:16	Reserved	Writes to these bits have no effect and read always as 0.	R		
1/3/5/	FCEn	NAND Flash FCE# Assertion Control : Controls the assertion of NAND	RW		
7	(n=1,2,3,	ash FCEn#. When set, FCEn# is always asserted until this bit is			
	4)	cleared. When the NAND flash require FCEn# to be asserted during read			
		busy time, this bit should be set			
		FCE Description			
		0 FCEn# is asserted as normal static chip enable(Initial			
		value)			
		1 FCEn# is always asserted			
0/2/4/	NFEn	NAND Flash Enable: Specifies if NAND flash is connected to static bank	RW		
6	(n=1,2,3,	n. When system is configured to boot from NAND flash, this bit is			
	4)	initialized to 1.			
		NFE Description			
		Static bank n is not used as NAND flash.			
		2. Static bank n is used as NAND flash.			



#### 3.5.2 NAND Flash Boot Loader

To support boot from NAND flash, 4KB on-chip Boot ROM is implemented. Following figure illustrates the structure of NAND Flash Boot Loader.




Figure 3-14 Structure of NAND Flash Boot Loader

When system is configured to boot from NAND flash, after reset, the program in Boot ROM is executed and the program will copy the first 8K bytes of NAND flash to internal memory for further initialization.

Generally, the boot code will copy more NAND flash content to SDRAM. Then the main program will be executed on SDRAM.

When system is configured to boot from NAND flash, software may know the nand flash page size through BOOT\_SEL[1:0] pin.



#### 3.5.3 NAND Flash Operation

Set NFEn bit of NAND Flash Control/Status Register (NFCSR) will enable access to NAND flash. The partition of static bank n (n=1~4) is changed as following figure. Writes to any of address space will be translated to NAND flash address cycle. Writes to any of command space will be translated to NAND flash command cycle. Caution: don't read to address and command space, and these two partitions should be uncacheable. Reads and writes to any of data space will be translated to NAND flash data read/write cycle. DMA access to data space is supported to increase the speed of data read/write. The DMA access cannot exceed the page boundary (512 bytes or 2K bytes) of NAND flash.




Figure 3-15 Static Bank 2 Partition When NAND Flash is Used (an example)

The timing of NAND flash access is configured by SMCRn and is same as normal static memory timing, except that CSn# is controlled by NFCE bit NFCSR. CSn# is always asserted when NFCE is 1. When NFCE is 0, CSn# is asserted as normal static memory access.

The control signals for direction connection of NAND flash are CSn#, FRE#, FWE#, FRB#(GPIO), A16 and A15. Following figure shows the connection between processor and NAND Flash.






Figure 3-16 Example of 8-bit NAND Flash Connection

#### Note:

When BCR.BSR is 0, A16 is connected to ALE, A15 is connected to CLE, software should write 0x10000 for address space and 0x8000 for command space;

When BCR.BSR is 1, A4 is connected to ALE, A3 is connected to CLE, software should write 0x10 for address space and 0x8 for command space.



#### 3.6 SDRAM Interface

The SDRAM controller provides a glueless interface to industry standard SDRAM chip. The SDRAM controller provides two chip selects DCS0~1# supporting 16-bit or 32-bit wide SDRAM.

Both 2-bank and 4-bank SDRAM modules are supported. The bank select signals are always output from the A13 pin and A14 pin of processor.

The SDRAM interface includes the following signals:

- Two chip selects, DCS0#, DCS1#
- Four byte mask signals, DQM3~0#
- 15 multiplexed bank/row/column address signals, A14-A0
- One write enable, RD/WR#
- One column-address strobe CAS#
- One row-address strobe RAS#
- One clock enable CKE
- One clock CKO

The processor performs auto-refresh (CBR) during normal operation and supports self-refreshing SDRAM during sleep, hibernate, and frequency-change modes. An SDRAM power-down mode bit (DMCR[PDM]]) can be set so that the CKO and the clock-enable signal CKE to SDRAM are automatically deasserted whenever none of the corresponding banks is being accessed.



# 3.6.1 Register Description

**Table 3-6 SDRAM Registers** 

Name	Description	RW	Reset Value	Address	Access Width
DMCR	DRAM control register	RW	0x0000 0000	0x13010080	32
RTCSR	Refresh time control/status register	RW	0x0000	0x13010084	16
RTCNT	Refresh timer counter	RW	0x0000	0x13010088	16
RTCOR	Refresh time constant register	RW	0x0000	0x1301008C	16
DMAR1	SDRAM bank 0 address	RW	0x000020F8	0x13010090	32
	configuration register				
DMAR2	SDRAM bank 1 address	RW	0x000028F8	0x13010094	32
	configuration register				
SDMR	Mode register of SDRAM bank	W		0x1301-xxx	8
				(-: 4'b1xxx)	

# 3.6.1.1 SDRAM Control Register (DMCR)

DMCR is a 32-bit read/write register that specifies the timing, address multiplexing and refresh control of SDRAM. This enables direct connection of SDRAM without external circuits.

The DMCR is initialized to 0x00000000 by any resets. SDRAM bank should not be accessed until initialization is completed.

	DN	ICR																										0x	130	100	080
Bit	31	30	29	28	27	26	25	24	23	22	21 2	0 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BW				CA		RMODE	RFSH			RA	BA	PDM	EPIN	MBSEL	Т	RA	S	RO	CD	-	TPC	)		TR	WL		ΓRC		TC	CL
RS T	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW					
31	BW	Specifies the data bus width of SDRAM	RW					
		BW Description						
		Data width is 32 bits (Initial value)						
		Data width is 16 bits						
30:29	Reserved	Writes to these bits have no effect and always read as 0.	R					
28:26	CA	Column Address Width: Specify the column address width of connected	RW					
		SDRAM chip.						
		CA Description						



	•	1						
		000	8 bits column address					
		001	9 bits column address					
		010	10 bits column address					
		011	11 bits column address					
		100	12 bits column address					
		101	Reserved					
		110	Reserved					
		111	Reserved					
25	RMODE	Refresh Mod	de.	RW				
		RMODE	Description					
		1. Auto-refr	esh					
		2. Self-refre	esh					
24	RFSH	Refresh Cor	ntrol.	RW				
		RFSH	Description					
		No refres	sh is performed (Initial value)					
		Refresh i	s performed					
23	MRSET	Mode Regis	ter Set: Set when a SDRAM mode register setting is used.	RW				
		When this bit	t is 0 and SDRAM mode register is written, a Pre-charge all					
		banks comm	and (PALL) is performed. When this bit is 1 and SDRAM					
		mode registe	er is written, a Mode Register Set command (MRS) is					
		performed.						
		MRSET	Description					
		• All-bank	All-bank pre-charge (Initial value)					
		Mode reg	gister setting					
22	Reserved	Writes to the	se bits have no effect and always read as 0.	R				
21:20	RA	Row Addres	s Width: Specify the row address width of connected	RW				
		SDRAM.						
		RA	Description					
		00	11-bit row address (Initial value)					
		01	12-bit row address					
		10	13-bit row address					
		11	Reserved					
19	ВА	Bank Addres	ss Width: Specify the number of bank select signals for one	RW				
		chip select.						
		ВА	Description					
		0	1-bit bank address is used (2 banks each chip select)					
			(Initial value)					
		1	2-bit bank address is used (4 banks each chip select)					
18	PDM	Power Dowr	Mode: Set power-down mode. When power-down mode is	RW				
		set, SDRAM	will be driven to power-down mode when it is not accessing					
		and refreshin	g. Clock supply to SDRAM will be stopped also.					
		PDM	Description					
		0	Non-power-down mode (Initial value)					
	-							



		1 Power-down mode	
17	EPIN	CKE Pin Control: Controls the level of CKE pin. Clearing this bit by	RW
17		software causes a power-down command (if CKOEN of CPM is 1).	1744
		Caution: after power-down command, all commands except	
		power-down-exit are prohibited. Setting this bit by software causes a	
		power-down-exit command. Setting EPIN is a part of initializes procedure	
		for SDRAM.	
		EPIN Description	
		CKE pin is deserted (Initial value)	
		CKE pin is asserted	
16	MBSEL	Bank Select for Mode Register Load: It is used to distinguish to load	RW
10	WIDOLL	which bank Mode register.	1744
		Which bank wode register.	
		MBSEL Description	
		0 Bank 0 (Initial value)	
		1 Bank 1	
15:13	TRAS	RAS Assertion Time: When synchronous DRAM is connected, these	RW
		bits set the minimum CKE negation time after self-refresh command is	
		issued.	
		TRAS Description	
		000 4 (Initial value)	
		001 5	
		010 6	
		011 7	
		100 8	
		101 9	
		110 10	
		111 11	
12:11	RCD	RAS-CAS Delay: Set the SDRAM bank active-read/write command	RW
		delay time.	
		RCD Description	
		00 1(Initial value)	
		01 2	
		10 3	
		11 4	
10:8	TPC	RAS Precharge Time: Specify the minimum number of cycles until the	RW
		next bank active command is output after precharging.	
		TPC Description	
		000 1 cycle (Initial value)	
		001 2 cycles	
		010 3 cycles	
		011 4 cycles	
		100 5 cycles	




		101	6 cycles					
		110	7 cycles					
		111	8 cycles					
7	Reserved	Writes to these	bits have no effect and always read as 0.	R				
6:5	TRWL	Write Precharge Time: Set the SDRAM write precharge delay time. In						
		auto-precharge mode, they specify the time until the next bank active						
		command is issued after a write cycle. After a write cycle, the next active						
		command is not issued for a period of TRWL + TPC.						
		TRWL	Description					
		00	1 cycle (Initial value)					
		01	2 cycles					
		10	3 cycles					
		11	4 cycles					
4:2	TRC	RAS Cycle Tim	e: For SDRAM, no bank active command is issued	RW				
		during the perio	d TRC after an auto-refresh command. In self-refresh,					
		these bits also s	specify the delay cycles to be inserted after CKE					
		assertion.						
		TRC	Description					
		000	1 cycle (Initial value)					
		001	3 cycle					
		010	5 cycle					
		011	7 cycle					
		100	9 cycle					
		101	11 cycle					
		110	13 cycle					
		111	15 cycle					
1:0	TCL	CAS Latency:	Specify the delay from read command to data becomes	RW				
		available at the	outputs.					
		TCL	Description					
		00	Inhibit (Initial value)					
		01	2 cycles					
		10	3 cycles					
		11	Inhibit					



#### 3.6.1.2 SDRAM Mode Register (SDMR)

SDMR is written to via the SDRAM address bus and is a 15-bit write-only register. It sets SDRAM mode for SDRAM bank. SDMR is undefined after a reset.

Write to the SDRAM mode register use the address bus rather than the data bus. If the value to be set is X and the SDMR address is Y, the value X is written in the SDRAM mode register by writing in address X + Y. Here Y is 0x8000, X is value for SDRAM configuration. For example X is 0x0022, random data is written to the address offset 0x8022, as a result, 0x0022 is written to the SDMR register. The range for value X is 0x0000 to 0x7FFF.



The Mode Register is used to define the specific mode of operation of the SDRAM. This definition includes the section of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in following figure.

For Mobile SDR, Extended Mode Register is used to define low power mode.







Figure 3-17 Synchronous DRAM Mode Register Configuration



# 3.6.1.3 Refresh Timer Control/Status Register (RTCSR)

RTCSR is a 16-bit readable/writable register that specifies the refresh cycle and the status of RTCNT.

RTCSR is initialized to 0x0000 by a reset.



Bits	Name		Description	RW				
15:9	Reserved	These bits always	read 0. Data written to these bits are ignored	R				
8	SRF	Self-refresh Flag	(SRF): Status flag that indicates EMC already enter	RW				
		self-refresh seque	self-refresh sequence					
		SRF Des	cription					
		1) No self-r	No self-refresh (Initial value)					
		Clea	ar condition: When 0 is written, write 1 is ignored					
		2) EMC alre	eady enter self-refresh sequence					
		Set	condition: when EMC enter self-refresh					
7	CMF	Compare-Match	Flag (CMF): Status flag that indicates a match between	RW				
		the refresh timer of	e refresh timer counter (RTCNT) and refresh time constant register					
		(RTCOR) values.	Writes to 1 of this bit have no effect.					
		CMF	Description					
		0	RTCNT and RTCOR values do not match (Initial value)					
			Clear condition: When 0 is written					
		1	RTCNT and RTCOR values match					
			Set condition: When RTCNT = RTCOR					
2:0	CKS	Refresh Clock S	elect Bits: These bits select the clock input to RTCNT.	RW				
		The source clock	is the external bus clock (CKO). The RTCNT count					
		clock is CKO divid	ded by the specified ratio.					
		CKS	Description					
		000	Disable clock input (Initial value)					
		001	Bus lock CKO/4					
		010	CKO/16					
		011	CKO/64					
		100	CKO/256					
		101	CKO/1024					




	110	CKO/2048	
	111	CKO/4096	




## 3.6.1.4 Refresh Timer Counter (RTCNT)

RTCNT is a 16-bit read/write register. RTCNT is a 16-bit counter that counts up with input clocks. The clock select bits (CKS2–CKS0) of RTCSR select the input clock. When the refresh bit (RFSH) of the memory control register (DMCR) is set to 1 and the refresh mode is set to auto-refresh, a memory refresh cycle starts when RTCNT matches RTCOR. RTCNT is initialized to 0x0000 by a reset.



#### 3.6.2 Refresh Time Constant Register (RTCOR)

RTCOR is a 16-bit read/write register. The values of RTCOR and RTCNT (bottom 8 bits) are constantly compared. When the refresh bit (RFSH) of the memory control register (DMCR) is set to 1 and the refresh mode bit (RMODE) is set to auto-refresh, a memory refresh cycle starts when RTCNT matches RTCOR. RTCOR is initialized to 0x0000 by a reset.






## 3.6.2.1 DRAM Bank Address Configuration Register (DMARn, n = 1, 2)

DMARn define the physical address for SDRAM bank0 or bank 1, respectively. Each register contains a base address and a mask. When the following equation is met:

(physical\_address [31:24] & MASK<sub>n</sub>) == BASE<sub>n</sub>

The bank n is active. The *physical\_address* is address output on internal system bus. DRAM bank regions must be programmed so that each bank occupies a unique area of the physical address space. Programming overlapping bank regions will result in unpredictable error.

These registers are initialized by a reset.



Bits	Name	Description	RW	
31:16	Reserved	Writes to these bits have no effect and read always as 0.		
15:8	BASEn	Address Base: Defines the base address of SDRAM Bank. The initial		
		values are:		
		DMAR.BASE1 0x20		
		DMAR.BASE2 0x28		
23:20	MASKn	Address Mask: Defines the mask of SDRAM Bank.	RW	
		The initial values are:		
		DMAR.MASK 0xF8		



## 3.6.3 Example of Connection

Following figure shows an example of connection of 512K x 16-bit x 2-bank SDRAM.




Figure 3-18 Example of Synchronous DRAM Chip Connection (1)



Following figure shows an example of connection of 1M x 16-bit x 4-bank synchronous DRAM.




Figure 3-19 Example of Synchronous DRAM Chip Connection (2)



## 3.6.4 Address Multiplexing

SDRAM can be connected without external multiplexing circuitry in accordance the address multiplex specification bits CA2~0, RA1~0 and BA in DMCR. Table 3-7 shows the relationship between the address multiplex specification bits and the bits output at the address pins.

A14-0 is used as SDRAM address. The original values are always output at these pins.



Table 3-7 SDRAM Address Multiplexing (32-bit data width) \*4

	RA1~0	Output Timing	A0-A9, A10, A11, A12	A13	A14	Note
8 bits	11 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A21	A22	3, 4
		Row	A10-A22			
	12 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A22	A23	3, 4
		Row	A10-A22			
	13 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A23	A24	3, 4
		Row	A10-A22			
9 bits	11 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A22	A23	3, 4
		Row	A11-A23			
	12 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A23	A24	3, 4
		Row	A11-A23			
	13 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A24	A25	3, 4
		Row	A11-A23			
10 bits	11 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A23	A24	3, 4
		Row	A12-A24			
	12 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A24	A25	3, 4
		Row	A12-A24			
	13 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A25	A26	3, 4
		Row	A12-A24			
11 bits	11 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A24	A25	3, 4
		Row	A13-A25,			
	12 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A25	A26	3, 4
		Row	A13-A25,			
	13 bits	Column	A2-A11, L/H* <sup>1</sup> , A12-A17	A26	A27	3, 4
		Row	A13-A25,			
12 bits	11 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A25	A26	3, 4
		Row	A14-A26			
Ī	12 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A26	A27	3, 4
		Row	A14-A26			
Ī	13 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A27	A28	3, 4
		Row	A14-A26			

#### Notes:

- 1) L/H is a bit used in the command specification; it is fixed at L or H according to the Access mode.
- 2) Bank address specification
- 3) If one bank select signal is used (BA = 0), take A13 as bank select signal. If two bank select signals are used (BA = 1), take A13 and A14 as bank select signals
- 4) The A0 to A14 in table head are output pins. The A2 to A28 in table body are physical address.



#### 3.6.5 SDRAM Command

Commands for SDRAM are specified by RAS#, CAS#, RD/WR and special address signals. The processor accesses SDRAM by using the following subset of standard interface commands.

- 1. Mode Register Set (MRS)
- 2. Bank Activate (ACTV)
- 3. Read (READ)
- 4. Write (WRIT)
- 5. Burst Terminate
- 6. Precharge All Banks (PALL)
- 7. Auto-Refresh (CBR)
- 8. Enter Self-Refresh (SLFRSH)
- 9. No Operation (NOP)

Table 3-8 SDRAM Command Encoding (Notes: 1)

Command		Processor Pins						
	CS#	RAS#	CAS#	RD/WR#	DQM	A14-11, A9-0	A10	Note
INHIBIT	Н	Х	Х	Х	Х	Х	Х	
NOP	L	Н	Н	Н	Х	Х	Х	
MRS	L	L	L	L	Х	Op-Code		
ACTV	L	L	Н	Н	Х	Bank, Row	Х	2
READ	L	Н	L	Н	L/H	Bank, Col	L	3
WRIT	L	Н	L	L	L/H	Bank, Col	L	3
Burst Terminate	L	Н	Н	L	Х	Х	Х	
PRE	L	L	Н	L	Х	Bank	L	
PALL	L	L	Н	L	Х	Х	Н	
CBR/SLFRSH	L	L	L	Н	Х	Х	Х	4

#### Note:

- CKE is HIGH for all commands shown except SLFRSH
- A0-A12 provides row address, and A13-A14 determines which bank is active.
- A0-A9 provides column address, and A13-A14 determines which bank is being read from or written to.
- This command is CBR if CKE is HIGH, SLFRSH if CKE is LOW.



### 3.6.6 SDRAM Timing

The SDRAM bank function is used to support high-speed accesses to the same row address. As SDRAM is internally divided into two or four banks, it is possible to activate one row address in each bank.

When a de-active bank is accessed, an access is performed by issuing an ACTV command following by READ or WRIT command.

When an active bank is accessed and just hit the open row, an access is performed by issuing READ or WRIT command immediately without issuing an ACTV command.

When an active bank is accessed but hit a closed row, a PRE command is first issued to precharge the bank, then the access is performed by issuing an ACTV command followed by a READ or WRIT command.

There is a limit on Tras, the time for placing each bank in the active state. If there is no guarantee that there will not be a cache hit and another row address will be accessed within the period in which this value is maintained by program execution, it is necessary to set auto-refresh and set the refresh cycle to no more than the maximum value of Tras. In this way, it is possible to observe the restrictions on the maximum active state time for each bank. If auto-refresh is not used, measures must be taken in the program to ensure that the banks do not remain active for longer than the prescribed time.

#### Glossary

Tr - row active cycle

Trw - row active wait cycle

Trwl - write latency cycle

Tpc - precharge cycle

TRr - refresh command cycle

Trc - RAS cycle

Trs1 - self refresh cycle 1

Trs2-self refresh cycle 2

Trs3 – self refresh cycle 3

Trsw – self refresh wait cycle

Tc1 - command cycle 1

Tc2 - command cycle 2

Tc3 - command cycle 3

Tc4 - command cycle 4

Tc5 - command cycle 5

Tc6 - command cycle 6

Tc7 – command cycle 7

Tc8 - command cycle 8



Td1 - data cycle 1

Td2 – data cycle 2

Td3 - data cycle 3

Td4 - data cycle 4

Td5 – data cycle 5

Td6 - data cycle 6

Td7 - data cycle 7

Td8 – data cycle 8

TRp1 – precharge-all cycle 1

TRp2 – precharge-all cycle 2

TRp3 – precharge-all cycle 3

TRp4 – precharge-all cycle 4

TMw1 - mode register set cycle 1

TMw2 – mode register set cycle 2

TMw3 – mode register set cycle 3

TMw4 - mode register set cycle 4



Following figures show the timing of 4-beat burst access, 8-beat burst access and single access.





Figure 3-20 Synchronous DRAM 4-beat Burst Read Timing (Different Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-21 Synchronous DRAM 4-beat Burst Read Timing (Same Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-22 Synchronous DRAM 4-beat Burst Write Timing (Different Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-23 Synchronous DRAM 4-beat Burst Write Timing (Same Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-24 Synchronous DRAM 8-beat Burst Read Timing (Different Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-25 Synchronous DRAM 8-beat Burst Read Timing (Same Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-26 Synchronous DRAM 8-beat Burst Write Timing (Same Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-27 Synchronous DRAM 8-beat Burst Write Timing (Different Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-28 Synchronous DRAM Single Read Timing (Different Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-29 Synchronous DRAM Single Read Timing (Same Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-30 Synchronous DRAM Single Write Timing (Different Row)





\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1
Figure 3-31 Synchronous DRAM Single Write Timing (Same Row)



#### 3.6.7 Power-Down Mode

The SDRAM power-down mode is supported to minimize the power consumption. CKE going to low level when SDRAM is idle/active state will drive SDRAM to precharge/active power-down mode. The clock supplies to SDRAM may be stopped also when CKE keep in low level more than two cycles. When a new access start or a refresh request, CKE is driven to high level and clock supplies is re-enabled. In power-down mode, clock of the accessed SDRAM bank pair is supplied. Clock of the other pair is stopped.

Following figures shows the timing of power-down mode and clock stopping.




Figure 3-32 SDRAM Power-Down Mode Timing (CKO Stopped)

Following figure shows the power-down mode timing that CKE low level less than two cycles and clock is not stopped.




Figure 3-33 SDRAM Power-Down Mode Timing (Clock Supplied)



### 3.6.8 Refreshing

EMC provide a function for controlling the refresh of synchronous DRAM, Auto-refresh can be performed by clearing the RMODE bit to 0 and setting the RFSH bit to 1 in DMCR. If SDRAM is not accessed for a long period, self-refresh mode can be activated by set both the RMODE bit and the RFSH bit to 1.

#### 3.6.8.1 AUTO-Refresh

Refreshing is performed at intervals determined by the input clock selected by bits CKS2-0 in RTCSR, and the value set in RTCOR. The value of bits CKS2-0 in RTCSR should be set so as to satisfy the refresh interval stipulation for the synchronous DRAM used. First make the settings for RTCOR, RTCNT, and the RMODE and RFSH bits in MCR, and then make the CKS2-CKS0 setting. When the clock is selected by CKS2-CKS0, RTCNT starts counting up from the value at that time. The RTCNT value is constantly compared with the RTCOR value, and if the two values are the same, a refresh request is generated and an auto-refresh is performed. At the same time, RTCNT is cleared to zero and the count-up is restarted. Figure 3-34 shows the auto-refresh cycle operation.

First, a REF command is issued in the TRr cycle. After the TRr cycle, new command output cannot be performed for the duration of the number of cycles specified by the TRC bits in DMCR. The TRC bits must be set so as to satisfy the synchronous DRAM refresh cycle time stipulation (active/active command delay time). Following figure shows the auto-refresh timing when TRC is set to 2.

Auto-refresh is performed in normal operation and sleep mode.




Figure 3-34 Synchronous DRAM Auto-Refresh Operation



A PALL command is issues firstly to precharge all banks. Then a REF command is issued in the TRr cycle.




Figure 3-35 Synchronous DRAM Auto-Refresh Timing



#### 3.6.8.2 SELF-Refresh

Self-refresh mode is a kind of sleep mode in which the refresh timing and refresh addresses are generated within the SDRAM. Self-refreshing is activated by setting both the RMODE bit and the RFSH bit to 1. The self-refresh state is maintained while the CKE signal is low. SDRAM cannot be accessed while in the self-refresh state. Self-refresh mode is cleared by clearing the RMODE bit to 0. After self-refresh mode has been cleared, command issuance is disabled for the number of cycles specified by the TRC bits in DMCR. Trsw cycles are inserted to meet the minimum CKE negation time specified by the TRAS bits in DMCR. Self-refresh timing is shown in following figure. Settings must be made so that self-refresh clearing and data retention are performed correctly, and auto-refresh is performed at the correct intervals. When self-refreshing is activated from the state in which auto-refreshing is set, or when exiting sleep mode other than through a reset, auto-refreshing is restarted if RFSH is set to 1 and RMODE is cleared to 0 when self-refresh mode is cleared. If the transition from clearing of self-refresh mode to the start of auto-refresh takes time, this time should be taken into consideration when setting the initial value of RTCNT. Making the RTCNT value 1 less than the RTCOR value will enable refreshing to be started immediately. After self-refreshing has been set, the self-refresh state continues even if the chip standby state is entered using the processor's sleep function, and is maintained even after recovery from sleep mode other than through a reset. In the case of a reset, the bus state controller's registers are initialized, and therefore the self-refresh state is cleared.


Self-refreshing is performed in normal operation, in idle mode and in sleep mode. In sleep mode, if RFSH bit in DMCR is 1, self-refresh is always performed in spite of RMODE field in DMCR until sleep mode is canceled.

#### Relationship between Refresh Requests and Bus Cycle Requests:

If a refresh request is generated during execution of a bus cycle, execution of the refresh is deferred until the bus cycle is completed. If a match between RTCNT and RTCOR occurs while a refresh is waiting to be executed, so that a new Refresh request is generated, the previous refresh request is eliminated. In order for refreshing to be performed normally, care must be taken to ensure that no bus cycle is longer than the refresh interval.



A PALL command is issued firstly to precharge all banks.



\* DMCR: TRAS = 0. TRC = 2

Figure 3-36 Synchronous DRAM Self-Refresh Timing



#### 3.6.9 Initialize Sequence

In order to use SDRAM, mode setting must first be performed after powering on. To perform SDRAM initialization correctly, the EMC registers must first be set, followed by a write to the SDRAM mode register.

In SDRAM mode register setting, the address signal value at that time is latched by MRS command. If the value to be set is X, the bus state controller provides for value X to be written to the synchronous DRAM mode register by performing a write to address offset 0x8000 + X for bank 0. In this operation the data is ignored, but the mode write is performed as a byte-size access. To set burst read/write, CAS latency 2 to 3, wrap type = sequential, and burst length 4 supported by the processor, arbitrary data is written in a byte-size access to the following addresses.

Table 3-9 SDRAM Mode Register Setting Address Example (32-bit)

	Bank 0	Bank 1	
CAS latency 2	8022	8022	
CAS latency 3	8032	8032	

Table 3-10 SDRAM Mode Register Setting Address Example (16-bit)

	Bank 0	Bank 1	
CAS latency 2	8011	8011	
CAS latency 3	8019	8011	

The value set in DMCR.MRSET is used to select whether a Pre-charge All Banks command (PALL) or a Mode Register Set command (MRS) is issued. DMCR.MBSEL is used to select Bank 0 or Bank 1 for Mode Register Set. The timing for the Pre-charge All Banks command is shown in Figure 3-37, and the timing for the Mode Register Set command in Figure 3-38

Before mode register setting, a 200  $\mu$ s idle time (depending on the memory manufacturer) must be guaranteed after powering on requested by the synchronous DRAM. If the reset signal pulse width is greater than this idle time, there is no problem in performing initialize sequence immediately.

First, a pre-CHARGE all bank (PALL) command must be issued by performing a write to address offset 0x8000 + X for bank 0, while DMCR.MRSET = 0, DMCR.MBSEL = 0.

Next the NUMBER of dummy auto-refresh cycles specified by the manufacturer (usually 8) or more must be executed. This is usually achieved automatically while various kinds of initialization are being performed after auto-refresh setting, but a way of carrying this out more dependably is to set a short refresh request generation interval just while these dummy cycles are being executed. With simple read or write access, the address counter in the synchronous DRAM used for auto-refreshing is not initialized, and so the cycle must always be an auto-refresh cycle.



0

0

After auto-REFRESH has been executed at least the prescribed number of times, a Mode Register Set command (MRS) is issued in the TMw1 cycle by setting DMCR.MRSET to 1 and DMCR.MBSEL to 0 for bank 0 or DMCR.MBSEL to 1 for bank 1 and performing a write to address offset 0x8000 + X.

An example of SDRAM operation flow is as the following:

Disable Bus release

Write 0x00000000 to BCR

o Initialize RTCOR and RTCNT for auto-refresh cycle

Before configure SDRAM SDMR, SDRAM needs to execute auto-refresh, the number of times depends on the type of SDRAM. It's better to set a short refresh request generation interval here. For example, set RTCOR to 0x0000000F, and set RTCNT 0x00000000.

Initialize DMCR for Precharge all bank and auto-refresh

When DMCR.RMODE=0 and DMCR.RFSH=1, enter auto-refresh mode;

When DMCR.MRSET=0, DMCR.MBSEL=0 (bank 0) or 1 (bank 1), write SDMR whill generates Precharge all bank cycle.

DMCR.TPC must be defined for precharge.

Disable refresh counter clock

Write 0x00000000 to RTCSR

Execute Precharge all bank before auto-refresh

Because DMCR.MRSET=0, DMCR.MBSEL=0 (bank 0) or 1 (bank 1), writing SDMR generates a Precharge all bank cycle, for example, write address (0x13018000).

Enable fast refresh counter clock for auto-refresh cycle

For example, write 0x00000001 to RTCSR

Wait for number of auto-refresh cycles (defined by SDRAM chip)

When RTCSR.CMF=1, it indicates value of RTCOR and RTCNT match and an auto-refresh cycle occurs.

Configure DMCR for SDRAM MODE Register Set

When DMCR.MRSET=1, DMCR.MBSEL=0 (bank 0) or 1 (bank 1), write SDMR generate MRSET cycle.

For example, write 0x059A5231 to DMCR, so that:

Bus-width: 32-bit; Column Address: 9-bit; Row Address: 12-bit; Auto-refresh mode; SDMR Set mode; 4-bank; etc..

SDRAM Mode Register Set

Because DMCR.MRSET=1 and DMCR.MBSEL=0, for example, write address 0x13018022 to configure SDMR as:

Burst Length: 4 burst Burst Type: Sequential

CAS Latency: 2

0

Set normal auto-refresh counter clock

For example, write 0x00000005 to RTCSR

o Then Read/Write SDRAM can be executed




Figure 3-37 SDRAM Mode Register Write Timing 1 (Pre-charge All Banks)






Figure 3-38 SDRAM Mode Register Write Timing 2 (Mode Register Set)



## 3.7 Bus Control Register (BCR)


BCR is used to specify the behavior of EMC on system bus and indicate the BOOT\_SEL[1:0] status which defines the boot configure. It is initialized to 0x00000001 by any reset.

BOOT\_SEL[1:0] pins define the boot time configurations as listed in the following table.

**Table 3-11 Boot Configuration** 

Boot_sel[1]	Boot_sel[0]	Description
0	0	Boot from NOR flash or SPI (SPI0/CE0)
0	1	Boot from NAND flash: 512/2k/4k page size
1	0	Boot from SD card: MSC0
1	1	Boot from USB device

Name	Description	RW	Reset Value	Address	Access Width
BCR	Bus Control Register	RW	0x?0000001	0x13010000	32



Bits	Name	Description	RW
31:30	BT_SEL	BOOT_SEL (BT_SEL[1:0]): Status of BOOT_SEL pins that indicate the	R
		boot configure. See the above boot configuration table.	
29:25	Reserved	Writes to these bits has no effect and always read as 0.	R
24	PK_SEL	PKG Select:	R
		0, 32/16-bit data normal order; 1, 16-bit data special order	
23:3	Reserved	Writes to these bits has no effect and always read as 0.	R
2	BSR	Bus Share Select:	RW
		0, Nand and SDRAM bus share; 1, Nand and SDRAM bus separate	
1	BRE	Bus Release Enable: When clear, once a transaction to EMC begins on	RW
		the system bus; it must be completed before another transaction starts.	
		When set, the system bus may be released to allow other transaction	
		before EMC prepare the read data or be able to receipt the write data. If	
		slow memory devices are used in the system, setting this bit will improve	
		the efficiency of the whole system. The efficiency of SDRAM access may	
		be improved by setting this bit. But the power consumption is increased if	



		this bit is set.			
		BRE Description			
		. The system bus can not be released during an access (Initial value)			
		2. The system bus can be released during an access			
0	Endian	Endian: Indicates the system is little-endian.	R		



# **4 BCH Controller**

# 4.1 Overview

The BCH Controller implements data ECC encoding and decoding.




# 4.2 Register Description

**Table 4-1 BCH Registers** 

Name	Description	RW	Reset Value	Address	Access Width
BHCR	BCH Control register	R	0x00000000	0x130D0000	32
BHCSR	BCH Control Set register	W	Undefined	0x130D0004	32
BHCCR	BCH Control Clear register	W	Undefined	0x130D0008	32
BHCNT	BCH ENC/DEC Count register	RW	0x00000000	0x130D000C	32/16
BHDR	BCH data register	W	Undefined	0x130D0010	8
BHPAR0	BCH Parity 0 register	RW	0x00000000	0x130D0014	32/16/8
BHPAR1	BCH Parity 1 register	RW	0x00000000	0x130D0018	32/16/8
BHPAR2	BCH Parity 2 register	RW	0x00000000	0x130D001C	32/16/8
BHPAR3	BCH Parity 3 register	RW	0x00000000	0x130D0020	32/16/8
BHINT	BCH Interrupt Status register	R	0x00000000	0x130D0024	32
BHERR0	BCH Error Report 0 register	R	0x00000000	0x130D0028	32/16
BHERR1	BCH Error Report 1 register	R	0x00000000	0x130D002C	32/16
BHERR2	BCH Error Report 2 register	R	0x00000000	0x130D0030	32/16
BHERR3	BCH Error Report 3 register	R	0x00000000	0x130D0034	32/16
BHINTE	BCH Interrupt Enable register	RW	0x00000000	0x130D0038	32
BHINTES	BCH Interrupt Set register	W	Undefined	0x130D003C	32
BHINTEC	BCH Interrupt Clear register	W	Undefined	0x130D0040	32

## 4.2.1 BCH Control Register (BHCR)

BHCR is a 32-bit read/write register that is used to configure BCH controller. It is initialized by any reset.



Bits	Name	Description		RW	
31:5	Reserved	Writes to the	/rites to these bits have no effect and read always as 0.		
4	BDMA	BCH DMA E	nable: It is used to enable or disable dma transfer during	RW	
		correction.	correction.		
		BDMA	Description		
		0	DMA transfer is disabled (Initial value)		
		1	DMA transfer is enabled		
3	ENCE	BCH Encodi	ng/Decoding Select: It is used to define whether in	RW	
		encoding or i	n decoding phase when BCH is used.		
		ENCE	Description		
		0	Decoding (Initial value)		




		1	Encoding		
2	BSEL	4/8 Bit BCH	Select: It is used to select the correction algorithm between	RW	
		4-bit and 8-bi	t BCH.		
		BSE	Description		
		0	4-bit correction (Initial value)		
		1	8-bit correction		
1	BRST	BCH Reset:	It is used to reset BCH controller. This bit is cleared	W	
		automatically	automatically by hardware and always read as 0.		
		BRST	Description		
		0	BCH controller is not reset (Initial value)		
		1	BCH controller is reset		
0	BCHE	BCH Enable	: BCH correction is enable/disable.	RW	
		BCHE	Description		
		BCH is contact.	BCH is disabled (initial value)		
		BCH is 6	enabled		

## 4.2.2 BCH Control Set Register (BHCSR)

BHCSR is a 32-bit write-only register that is used to set BCH controller to 1.

When write 1 to BHCSR, the corresponding bit in BHCR register is set to 1. Write 0 to BHCSR is ignored.



Bits	Name	Description	RW
31:5	Reserved	Writes to these bits have no effect and read always as 0.	R
4	BDMAS	BCH DMA Enable Set: It is used to set BHCR.BDMA to 1.	W
3	ENCES	BCH Encoding/Decoding Select Set: It is used to set BHCR.ENCE to	W
		1.	
2	BSELS	4/8 Bit BCH Select Set: It is used to set BHCR.BSEL to 1	W
1	BRSTS	BCH Reset Set: It is used to set BHCR.BRST to 1.	W
0	BCHES	BCH Enable Set: It is used to set BHCR.BCHE to 1.	W


## 4.2.3 BCH Control Clear Register (BHCCR)

BHCCR is a 32-bit write-only register that is used to clear BCH controller to 0.

When write 1 to BHCCR, the corresponding bit in BHCR register is cleared to 0. Write 0 to BHCCR




is ignored.



Bits	Name	Description	RW
31:5	Reserved	Writes to these bits have no effect and read always as 0.	R
4	BDMAC	BCH DMA Enable Clear: It is used to clear BHCR.BDMA to 0.	W
3	ENCEC	BCH Encoding/Decoding Select Clear: It is used to clear BHCR.ENCE	W
		to 0.	
2	BSELC	4/8 Bit BCH Select Clear: It is used to clear BHCR.BSEL to 0	W
1	Reserved	Writes to this bit have no effect and read always as 0.	R
0	BCHEC	BCH Enable Clear: It is used to clear BHCR.BCHE to 0.	W

# 4.2.4 BCH ENC/DEC Count Register (BHCNT)

BCHCNT is a 32-bit read/write register that is used to indicate the total number of bytes during encoding or decoding. It is initialized by any reset.




Bits	Name	Description	RW
31:26	Reserved	Writes to these bits have no effect and read always as 0.	R
25:16	DEC Count	<b>DEC Count</b> : It is used to indicate total byte count in BCH decoding	RW
		which includes data bytes + parity bytes.	
15:10	Reserved	Writes to these bits have no effect and read always as 0.	R
9:0	ENC Count	ENC Count: It is used to indicate total byte count in BCH encoding	RW
		which just includes data bytes and should be less and equal to 1010	
		bytes when 8-bit BCH is selected and 1016 bytes when 4-bit BCH is	
		selected.	



## 4.2.5 BCH Data Register (BHDR)

BHDR is an 8-bit write-only register that is used to transfer ecc data to BCH.




## 4.2.6 BH Parity Register (BHPARn, n=0,1,2,3)


BHPAR0, BHPAR1, BHPAR2 and BHPAR3 are all 32-bit read/write register that contains the encoding parity data during BCH correction. It is initialized by any reset and BRST of BHCR.

When 8-bit BCH is selected, the four parity register, BHPAR0, BHPAR1, BHPAR2 and BHPAR3 together consist of the 104 bits of parity data and bit 0 of BHPAR0 is the 104th bit of parity data and bit 7 of BHPAR3 is the 1st bit of parity data.

Similarly, when 4-bit BCH is selected, the two parity register, BHPAR0 and BHPAR1 together consist of the 52 bits of parity data and bit 0 of BHPAR0 is the 52th bit of parity data and bit 19 of BHPAR1 is the 1st bit of parity data.







## 4.2.7 BCH Interrupt Status Register (BHINT)

BHINT is a 32-bit read-only register that contains the interrupt flag and error count information during BCH correction. It is initialized by any reset. Software write 1 to clear the corresponding bit except ERRC.

	вн	INT																											0x	130	)10 <sup>-</sup>	114
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Caa												Re	ser\	/ed										DERR	ALL_0	ALL_f	DECF	ENCF	UNCOR	ERR
RS T	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:28	ERRC	Error Count: It indicates the number of errors in the data block and these	R
		bits are also reset by BHCR.BRST bit.	
		ERRC Description	
		No errors or uncorrection error occurs (Initial value)	
		One error in the data block	
		Two errors in the data block	
		- Three errors	
		<ul><li>Four errors</li></ul>	
		<ul><li>Five errors</li></ul>	
		- Six errors	
		<ul><li>Seven errors</li></ul>	
		<ul><li>Eight errors</li></ul>	
27:7	Reserved	Writes to these bits have no effect and read always as 0.	R
6	DERR	DMA Error: It indicates that there is illegal error occurs during dma	R



		transfer when BCH encoding or decoding. The illegal error is that dma	
		transfer ends but received data by BCH is less than ENC Count or DEC	
		count indicates.	
		Count marcates.	
		DERR Description	
		No error occurs during dma transfer (Initial value)	
		Error occurs during dma transfer (mittal value)     Error occurs during dma transfer	
5	ALL_0	ALL_0: It indicates that all data received during decoding are 0x0	R
		ALL_0 Description	
		Not all data (data + parity bytes) are 0x0 (Initial value)	
		2. All data (data + parity bytes) are 0x0	
4	ALL_f	ALL_f: It indicates that all data received during decoding are 0xf. When	R
_	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	receiving all 0xf data, BCH doesn't correct the data and no error occurs.	
		receiving an oxi data, borr doesn't correct the data and no error occurs.	
		ALL_f Description	
		Not all data (data + parity bytes) are 0xf (Initial value)	
3	DECF	, , , , , , , , , , , , , , , , , , ,	R
٥	DECF	Decoding Finish: It indicates that hardware finish BCH decoding.  DECF Description	K
		DECF Description 0 Decoding not Finish (Initial value)	
		1 Decoding Finish	
2	ENCF		R
2	ENCF	Encoding Finish: It indicates that hardware finish BCH encoding.  ENCF Description	K
		•	
		3 11 3 ( 11 11)	
4	LINICOD		_
1	UNCOR	Uncorrection Error: It indicates that hardware finish BCH encoding.	R
		UNCOR Description	
		(1) No uncorrectable error (Initial value)	
	EDD	(2) Uncorrectable error occur	_
0	ERR	<b>Error:</b> It indicates that hardware detects error bits in data in the data block	R
		during BCH decoding.	
		ERR Description	
		1. No error (Initial value)	
		2. Error occur	


## 4.2.8 BCH Interrupt Enable Set Register (BHINTES)

BHINTES is a 32-bit write-only register that is used to set BHINTE register. Writing 1 to BHINTES will set the corresponding bit in BHINTE to 1. Writing 0 to BHINTES is ignored.

BHINTES 0x13010118

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0






Bits	Name	Description	RW
31:7	Reserved	Writes to these bits have no effect and read always as 0.	R
6	DERRES	DMA Error Interrupt Enable Set: It is used to set BHINTE.DERRE to	$\bigvee\bigvee$
		1.	
5	ALL_0ES	ALL_0 Interrupt Enable Set: It is used to set BHINTE.ALL_0E to 1.	W
4	ALL_FES	ALL_F Interrupt Enable Set: It is used to set BHINTE.ALL_FE to 1.	W
3	DECFES	Decoding Finish Interrupt Enable Set: It is used to set	W
		BHINTE.DECFE to 1.	
2	ENCFES	Encoding Finish Interrupt Enable Set: It is used to set	W
		BHINTE.ENCFE to 1.	
1	UNCORES	Uncorrection Error Interrupt Enable Set: It is used to set	W
		BHINTE.ENCFE to 1.	
0	ERRES	Error Interrupt Enable Set: It is used to set BHINTE.ERRE to 1.	W

## 4.2.9 BCH Interrupt Enable Clear Register (BHINTEC)

BHINTEC is a 32-bit write-only register that is used to clear BHINTE register. Writing 1 to BHINTEC will clear the corresponding bit in BHINTE to 0. Writing 0 to BHINTEC is ignored.



Bits	Name	Description	RW
31:7	Reserved	Writes to these bits have no effect and read always as 0.	R
6	DERREC	DMA Error Interrupt Enable Clear: It is used to clear BHINTE.DERRE	$\bigvee\bigvee$
		to 0.	
5	ALL_0EC	ALL_0 Interrupt Enable Clear: It is used to clear BHINTE.ALL_0E to	W
		0.	
4	ALL_FEC	ALL_F Interrupt Enable Clear: It is used to clear BHINTE.ALL_FE to	W
		0.	



3	DECFEC	Decoding Finish Interrupt Enable Clear: It is used to clear	W
		BHINTE.DECFE to 0.	
2	ENCFEC	Encoding Finish Interrupt Enable Clear: It is used to clear	W
		BHINTE.ENCFE to 0.	
1	UNCOREC	Uncorrection Error Interrupt Enable Clear: It is used to clear	W
		BHINTE.ENCFE to 0.	
0	ERREC	Error Interrupt Enable Clear: It is used to set BHINTE.ERRE to 0.	W

## 4.2.10 BCH Interrupt Enable Register (BCHINTE)

BCHINTE is a 32-bit read/write register that is used to enable/disable interrupts during BCH correction. It is initialized by any reset.

	вс	HIN	ITE																										0x	130	10	118
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												Res	sen	/ed												DERRE	ALL_0E	ALL_FE	DECFE	ENCFE	UNCORE	ERRE
RS T	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:7	Reserved	Writes to these bits have no effect and read always as 0.	R
6	DERRE	DMA Error Interrupt Enable: It is used to enable or disable dma	RW
		transfer error interrupt.	
		DERRE Description	
		0 Disable DMA error interrupt (Initial value)	
		1 Enable DMA error interrupt	
5	ALL_0E	ALL_0 Interrupt Enable: It is used to enable or disable all_0 data	RW
		interrupt.	
		ALL_0E Description	
		0 Disable ALL_0 data interrupt (Initial value)	
		1 Enable ALL_0 data interrupt	
4	ALL_FE	ALL_F Interrupt Enable: It is used enable or disable all_f data	RW
		interrupt.	
		ALL_FE Description	
		0 Disable ALL_F data interrupt (Initial value)	
		1 Enable ALL_F data interrupt	
3	DECFE	Decoding Finish Interrupt Enable: It is used to enable or disable	RW
		decoding finish interrupt.	
		DECFE Description	
		0 Disable Decoding Finish Interrupt (Initial value)	



		1 Enable Decoding Finish Interrupt	
2	ENCFE	Encoding Finish Interrupt Enable: It is used to enable or disable	RW
		encoding finish interrupt.	
		ENCFE Description	
		Disable Encoding Finish Interrupt (Initial value)	
		1 Enable Encoding Finish Interrupt	
1	UNCORE	Uncorrection Error Interrupt Enable: It is used to enable or disable	RW
		uncorrection error interrupt.	
		UNCORE Description	
		Disable Uncorrectable Error interrupt (Initial value)	
		Enable Uncorrectable Error Interrupt	
0	ERRE	Error Interrupt Enable: It is used to enable or disable error interrupt.	RW
		ERRE Description	
		Disable Error interrupt (Initial value)	
		2. Enable Error interrupt	

## 4.2.11 BCH Error Report Register (BCHERRn, n=0,1,2,3)

BCHERRn is 32-bit read/write register that contains the index for each error after BCH decoding. It is initialized by any reset and BRST of BCHCR.

BCHERR0 contains INDEX0 and INDEX1.

BCHERR1 contains INDEX2 and INDEX3.

BCHERR2 contains INDEX4 and INDEX5.

BCHERR3 contains INDEX6 and INDEX7.

	BCHI BCHI BCHI	ERR	1																									0x	130	)10 <sup>-</sup>	11C 120 124
	31 3			27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4				1 <b>28</b> 0
	Reserved					IN	IDE	Xn	(n=	1,3,	5,7	)					Reserved					IN	NDE	EXn	(n=	0,2,	4,6	)			
RST	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:29	Reserved	Writes to these bits have no effect and read always as 0.	R
28:16	INDEXn	Error Bit Index: It is used to indicate the location of the error bit. For	R
		example, INDEX=2, it means the second bit is an error bit.	
15:13	Reserved	Writes to these bits have no effect and read always as 0.	R



12:0	INDEXn	Error Bit Index: It is used to indicate the location of the error bit. For	R
		example, INDEX=1, it means the first bit is an error bit.	



### 4.3 BCH Operation

BCH controller uses BCH(n, k) codes. Here n is less and equal to 8191-bit and k is less and equal to 8087-bit in 8-bit correction and 8139-bit in 4-bit correction. During encoding, hardware will generate 104-bit parity data in 8-bit correction or 52-bit parity data in 4-bit correction. Parity data can be read out by cpu or dma. During decoding, if there are error bits in data block, after decoding BCHERRn registers will hold the error bit location that can be read by cpu or dma.

## 4.3.1 Endcoding Sequence

BCH encoding can be operated by cpu or dma.

#### 4.3.1.1 CPU

- a) Set BCHCR.BCHE to 1 to enable BCH controller
- b) Select 4-bit or 8-bit correction by setting BCHCR.BSEL
- c) Set BCHCR.ENCE to 1 to enable encoding
- d) Set BCHCR.BRST to 1 to reset BCH controller
- e) Set BCHCNT.ENC\_COUNT to data block size in bytes
- f) Byte-write all data block to BCHDR
- g) Check BCHINTS.ENCF bit or by enabling encoding finish interrupt
- h) When encoding finishes, read out the parity data in BCHPARn

#### 4.3.1.2 DMA

- a) Set BCHCR.BCHE to 1 to enable BCH controller
- b) Select 4-bit or 8-bit correction by setting BCHCR.BSEL
- c) Set BCHCR.ENCE to 1 to enable encoding
- d) Set BCHCR.BRST to 1 to reset BCH controller
- e) Set BCHCNT.ENC\_COUNT to data block size in bytes
- f) Set BCHCR.BDMA to 1 to select DMA transfer
- g) Start DMA transfer after configuring DMA channel
- h) DMA read data block from system memory and write to BCH controller automatically
- i) DMA will wait BCH encoding request when finishes writing data block
- j) BCH controller will issue encoding request to DMA when encoding ends
- k) DMA start to read out parity data
- I) After parity data is read out, BCH automatically reset itself and clear BCHINT.ENCF

Note: When DMA is enabled, software should guarantee not to enable encoding finish interrupt.

### 4.3.2 Decoding Sequence

BCH decoding can be operated by cpu or dma.



#### 4.3.2.1 CPU

- a) Set BCHCR.BCHE to 1 to enable BCH controller
- b) Select 4-bit or 8-bit correction by setting BCHCR.BSEL
- c) Clear BCHCR.ENCE to 0 to enable decoding
- d) Set BCHCR.BRST to 1 to reset BCH controller
- e) Set BCHCNT.DEC\_COUNT to data block size in bytes
- f) Byte-write all data block to BCHDR
- g) Check BCHINTS.DECF bit or by enabling decoding finish interrupt
- h) When decoding finishes, read out the status in BCHINT and error report in BCHERRn

### 4.3.2.2 Decoding Sequence

- a) Set BCHCR.BCHE to 1 to enable BCH controller
- b) Select 4-bit or 8-bit correction by setting BCHCR.BSEL
- c) Clear BCHCR.ENCE to 0 to enable decoding
- d) Set BCHCR.BRST to 1 to reset BCH controller
- e) Set BCHCNT.DEC\_COUNT to data block size in bytes
- f) Set BCHCR.BDMA to 1 to select DMA transfer
- g) Start DMA transfer after configuring DMA channel
- h) DMA read data block from system memory and write to BCH controller automatically
- i) DMA will wait BCH decoding request when finishes writing data block
- j) BCH controller will issue decoding request to DMA when decoding ends
- k) DMA start to read out bch int status and error report data and write to memory
- If using descriptor DMA, if the data block needs error correction, the current data block syndrome generation and last data block error correction can be executed in pipeline automatically by DMA
- m) After status and error report data is read out, BCH automatically reset itself and clear BCHINT.DECF and Error status in BCHINT

Note: if the data block is all 0xf, BCH will set All f bit in BCHINT and doesn't do error correction.



# **5 DMA Controller**

DMA controller (DMAC) is dedicated to transfer data between on-chip peripherals (MSC, AIC, UART, etc.), external memories, and memory-mapped external devices.

### 5.1 Features

- Support up to 8 independent DMA channels
- Two independent DMA core, each supports 4 channels
- Descriptor or No-Descriptor Transfer
- Transfer data units: byte, 2-byte (half word), 4-byte (word), 16-byte or 32-byte
- Transfer number of data unit: 1 ~ 2<sup>24</sup>
- Independent source and target port width: 8-bit, 16-bit, 32-bit
- Two channel priority modes: fixed, round robin.



# 5.2 Register Descriptions

**Table 5-1 DMAC Registers** 

Name	Description	RW	Reset	Address	Access
Nume	Beschption	1277	Value	Addiess	Size (bit)
DSA0	DMA Source Address 0	RW	0x0	0x13020000	32
DTA0	DMA Target Address 0	RW	0x0	0x13020004	32
DTC0	DMA Transfer Count 0	RW	0x0	0x13020008	32
DRT0	DMA Request Source 0	RW	0x0	0x1302000C	32
DCS0	DMA Channel Control/Status 0	RW	0x0	0x13020010	32
DCM0	DMA Command 0	RW	0x0	0x13020014	32
DDA0	DMA Descriptor Address 0	RW	0x0	0x13020018	32
DSA1	DMA Source Address 1	RW	0x0	0x13020020	32
DTA1	DMA Target Address 1	RW	0x0	0x13020024	32
DTC1	DMA Transfer Count 1	RW	0x0	0x13020028	32
DRT1	DMA Request Source 1	RW	0x0	0x1302002C	32
DCS1	DMA Channel Control/Status 1	RW	0x0	0x13020030	32
DCM1	DMA Command 1	RW	0x0	0x13020034	32
DDA1	DMA Descriptor Address 1	RW	0x0	0x13020038	32
DSA2	DMA Source Address 2	RW	0x0	0x13020040	32
DTA2	DMA Target Address 2	RW	0x0	0x13020044	32
DTC2	DMA Transfer Count 2	RW	0x0	0x13020048	32
DRT2	DMA Request Source 2	RW	0x0	0x1302004C	32
DCS2	DMA Channel Control/Status 2	RW	0x0	0x13020050	32
DCM2	DMA Command 2	RW	0x0	0x13020054	32
DDA2	DMA Descriptor Address 2	RW	0x0	0x13020058	32
DSA3	DMA Source Address 3	RW	0x0	0x13020060	32
DTA3	DMA Target Address 3	RW	0x0	0x13020064	32
DTC3	DMA Transfer Count 3	RW	0x0	0x13020068	32
DRT3	DMA Request Source 3	RW	0x0	0x1302006C	32
DCS3	DMA Channel Control/Status 3	RW	0x0	0x13020070	32
DCM3	DMA Command 3	RW	0x0	0x13020074	32
DDA3	DMA Descriptor Address 3	RW	0x0	0x13020078	32



DSD0	DMA Stride Address 0	RW	0x0	0x130200C0	32
DSD1	DMA Stride Address 1	RW	0x0	0x130200C4	32
DSD2	DMA Stride Address 2	RW	0x0	0x130200C8	32
DSD3	DMA Stride Address 3	RW	0x0	0x130200CC	32
DSA6	DMA Source Address 6	RW	0x0	0x13020100	32
DDA6	DMA Target Address 6	RW	0x0	0x13020104	32
DTC6	DMA Transfer Count 6	RW	0x0	0x13020108	32
DRT6	DMA Request Source 6	RW	0x0	0x1302010C	32
DCS6	DMA Channel Control/Status 6	R/W	0x0	0x13020110	32
DCM6	DMA Command 6	RW	0x0	0x13020114	32
DDA6	DMA Descriptor Address 6	RW	0x0	0x13020118	32
DSA7	DMA Source Address 7	RW	0x0	0x13020120	32
DDA7	DMA Target Address 7	RW	0x0	0x13020124	32
DTC7	DMA Transfer Count 7	RW	0x0	0x13020128	32
DRT7	DMA Request Source 7	RW	0x0	0x1302012C	32
DCS7	DMA Channel Control/Status 7	R/W	0x0	0x13020130	32
DCM7	DMA Command 7	RW	0x0	0x13020134	32
DDA7	DMA Descriptor Address 7	RW	0x0	0x13020138	32
DSA8	DMA Source Address 8	RW	0x0	0x13020140	32
DDA8	DMA Target Address 8	RW	0x0	0x13020144	32
DTC8	DMA Transfer Count 8	RW	0x0	0x13020148	32
DRT8	DMA Request Source 8	RW	0x0	0x1302014C	32
DCS8	DMA Channel Control/Status 8	R/W	0x0	0x13020150	32
DCM8	DMA Command 8	RW	0x0	0x13020154	32
DDA8	DMA Descriptor Address 8	RW	0x0	0x13020158	32
DSA9	DMA Source Address 9	RW	0x0	0x13020160	32
DDA9	DMA Target Address 9	RW	0x0	0x13020164	32
DTC9	DMA Transfer Count 9	RW	0x0	0x13020168	32
DRT9	DMA Request Source 9	RW	0x0	0x1302016C	32
DCS9	DMA Channel Control/Status 9	R/W	0x0	0x13020170	32
DCM9	DMA Command 9	RW	0x0	0x13020174	32



DDA9	DMA Descriptor Address 9	RW	0x0	0x13020178	32
DSD6	DMA Stride Address 6	RW	0x0	0x130201C0	32
DSD7	DMA Stride Address 7	RW	0x0	0x130201C4	32
DSD8	DMA Stride Address 8	RW	0x0	0x130201C8	32
DSD9	DMA Stride Address 9	RW	0x0	0x130201CC	32
DMAC1	DMA Control 1 Register	R/W	0x0	0x13020300	32
DIRQP1	DMA Interrupt Pending 1	R	0x0	0x13020304	32
DDR1	DMA Doorbell 1 Register	RW	0x0	0x13020308	32
DDRS1	DMA Doorbell Set 1 Register	W	0x0	0x1302030C	32
DCKE1	DMA Clock Enable 1 Register	W	0x0	0x13020310	32
DMAC2	DMA Control 2 Register	R/W	0x0	0x13020400	32
DIRQP2	DMA Interrupt Pending 2	R	0x0	0x13020404	32
DDR2	DMA Doorbell 2 Register	RW	0x0	0x13020408	32
DDRS2	DMA Doorbell Set Register	W	0x0	0x1302040C	32
DCKE2	DMA Clock Enable 2 Register	W	0x0	0x13020410	32


## 5.2.1 DMA Source Address (DSAn, $n = 0 \sim 11$ )

DSA0, DSA1, DSA2, DSA3, DSA6, DSA7, DSA8, DSA9

0x13020000, 0x13020020, 0x13020040, 0x13020060, , 0x13020100, 0x13020120, 0x13020160

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0





## 5.2.2 DMA Target Address (DTAn, $n = 0 \sim 11$ )

DTA0, DTA1, DTA2, DTA3,

DTA6, DTA7, DTA8,

DTA9

0x13020004, 0x13020024, 0x13020044, 0x13020064, 0x13020104, 0x13020124, 0x13020144, 0x13020164

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TA

RSI 0	0 0 0 0		0 0
Bits	Name	Description	RW
31:0	TA	Target physical address	RW

### 5.2.3 DMA Transfer Count (DTCn, $n = 0 \sim 11$ )

DTC0, DTC1, DTC2,

DTC3,

DTC6, DTC7, DTC8,

DTC9

0x13020008, 0x13020028, 0x13020048, 0x13020068, 0x13020108, 0x13020128, 0x13020148, 0x13020168

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved TC

**Bits** Name Description **RW** 31:24 Reserved R Write has no effect, read as zero 23:0 TC When Stride address transfer is disabled: RW TC hold the number of data unit to transfer and it counts down to 0 at the end: When Stride address transfer is enabled: TC composes of two parts: The lower 16 bits: the number of data unit for sub-block transfer The higher 8 bits: the number of sub-block And both the two parts count down to 0 at the end.



RT

## 5.2.4 DMA Request Types (DRTn, $n = 0 \sim 11$ )

DRT0, DRT1, DRT2, 0x1302000c, 0x1302002c, 0x1302004c, DRT3, 0x1302006c, DRT6, DRT7, DRT8, 0x1302010c, 0x1302012c, 0x1302014c, DRT9 0x1302016c

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

KSI U	0 0	U U	U	U	U	U	U	U	U	U	U	li U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
Bits	Nam	e										Desc	rip	tior	1										RV	٧
31:6	Reserve	ed	Wr	Vrite has no effect, read as zero								R														
5:0	RT		Tra	ansf	er re	eque	est t	type	9																RW	/

## **Table 5-2 Transfer Request Types**

RT5-0	Description
000000	External request with DREQn, (external address ←→ external device with DACKn)
000001	NAND DMA request (external address → external address)
000010	BCH Encoding DMA request
000011	BCH Decoding DMA request
000100	Reserved
000101	Reserved
000110	Reserved
000111	Reserved
001000	Auto-request (ignore RDIL3-0, external address → external address)
001001	TSSI receive-fifo-full transfer request (TS fifo → external address)
001010	Reserved
001011	Reserved
001100	Reserved
001101	Reserved
001110	UART3 transmit-fifo-empty transfer request (external address → UTHR)
001111	UART3 receive-fifo-full transfer request (URBR → external address)
010000	UART2 transmit-fifo-empty transfer request (external address → UTHR)
010001	UART2 receive-fifo-full transfer request (URBR → external address)
010010	UART1 transmit-fifo-empty transfer request (external address → UTHR)
010011	UART1 receive-fifo-full transfer request (URBR → external address)
010100	UART0 transmit-fifo-empty transfer request (external address → UTHR)
010101	UART0 receive-fifo-full transfer request (URBR → external address)
010110	SSI transmit-fifo-empty transfer request
010111	SSI receive-fifo-full transfer request



011000	AIC transmit-fifo-empty transfer request
011001	AIC receive-fifo-full transfer request
011010	MSC transmit-fifo-empty transfer request
011011	MSC receive-fifo-full transfer request
011100	TCU channel n (overflow interrupt, external address →external address space)
011101	SADC transfer request (SADC → external address)
011110	MSC1 transmit-fifo-empty transfer request
011111	MSC1 receive-fifo-full transfer request
100000	SSI1 transmit-fifo-empty transfer request
100001	SSI1 receive-fifo-full transfer request
100010	PM transmit-fifo-empty transfer request
100011	PM receive-fifo-full transfer request
Other	Reserved

### NOTES:

- Only auto request can be concurrently selected in all channels with different source and target address.
- For on-chip device DMA request except TCU, the corresponding source or target address that map to on-chip device must be set as fixed.

## 5.2.5 DMA Channel Control/Status (DCSn, $n = 0 \sim 11$ )

DCS0, DCS1, DCS2, 0x13020010, 0x13020030, 0x13020050, DCS3, 0x13020070, DCS6, DCS7, DCS8, 0x13020110, 0x13020130, 0x13020150, DCS9 0x13020170 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 BERR AR  $\geq$ CReserved **CDOA** Reserved 

Bits	Name	Description	RW
31	NDES	Descriptor or No-Descriptor Transfer Select:	RW
		0, Descriptor Transfer; 1, No-descriptor Transfer	
30	DES8	Descriptor 8 Word:	RW
		0, 4-word descriptor; 1, 8-word descriptor	
29:24	Reserved	Write has no effect, read as zero	R
23:16	CDOA	Copy of offset address of last completed descriptor from that in DMA	RW
		command register. Software could know which descriptor is just	
		completed combining with count terminate interrupt resulted by DCSn.CT	
		(Ignored in No-Descriptor Transfer)	



15:8	Reserved	Write has no effect, read as zero	R
7	BERR	BCH error	RW
		0, no BCH error; 1, BCH error within this transfer	
		(Only channel 0 has this bit for BCH transfer)	
6	INV	Descriptor Invalid error:	RW
		0, no invalid error; 1, descriptor invalid, DCMn.V bit is loaded as 0	
		(Ignored in No-Descriptor Transfer)	
5	Reserved	Write has no effect, read as zero	R
4	AR	Address Error:	RW
		0, no address error; 1, address error	
3	TT	Transfer Terminate:	RW
		0, No-Link Descriptor or No-Descriptor DMA transfer does not end;	
		1, No-Link Descriptor or No-Descriptor DMA transfer end	
2	HLT	DMA halt:	RW
		0, DMA transfer is in progress; 1, DMA halt	
1	СТ	Count Terminate:	RW
		0, Link DMA transfer does not end; 1, Link DMA transfer end	
		(Ignored in No-Descriptor Transfer)	
0	CTE	Channel transfer enable:	RW
		0, disable; 1, enable	

## 5.2.6 DMA Channel Command (DCMn, $n = 0 \sim 11$ )

DCM0, DCM1, DCM2,

DCM3,

DCM6, DCM7, DCM8,

DCM9

0x13020014, 0x13020034, 0x13020054, 0x13020074, 0x13020114, 0x13020134, 0x13020154, 0x13020174

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 5 4 3 2 Reserved **EACKS** EACKM ERDM STDE **BLAST** RDIL TSZ Ν SAI DAI ₹ SP Ы 

Bits	Name	Description	RW
31	EACKS	External DACK Output Level Select:	RW
		0, active high; 1, active low	
30	EACKM	External DACK Output Mode Select:	RW
		0, output in read cycle; 1, output in write cycle	
29:28	ERDM	External DREQ Detection Mode Select:	RW
		00, Low level detection	
		01, Falling edge detection	



		10, High level detection	
		11, Rising edge detection	
27:26	Reserved	Write has no effect, read as zero	R
25	BLAST	BCH/NAND last:	RW
		0, non-last data block for BCH/NAND; 1, last data block for BCH/NAND	
		(Only channel 0 support BCH transfer; all channel support Nand transfer,	
		when it is used for nand, it means the last data block transfer for one nand	
		dma request detection)	
24	Reserved	Write has no effect, read as zero	R
23	SAI	Source Address Increment:	RW
		0, no increment; 1, increment	
22	DAI	Target Address Increment:	RW
		0, no increment; 1, increment	
19:16	RDIL	Request Detection Interval Length:	RW
		Set the number of transfer unit between two requests detection in single	
		mode. Please refer to following Table 5-3	
15:14	SP	Source port width:	RW
		00, 32-bit; 01, 8-bit; 10, 16-bit; 11, reserved	
13:12	DP	Target port width:	RW
		00, 32-bit; 01, 8-bit; 10, 16-bit; 11, reserved	
		(Note: for bch transfer encoding, DP only can be 32-bit or 8-bit; for bch	
		decoding, DP only can be 32-bit)	
11	Reserved	Write has no effect, read as zero	R
10:8	TSZ	Transfer Data Size of a data unit:	RW
		000, 32-bit; 001, 8-bit; 010, 16-bit; 011, 16-byte; 100, 32-byte; others,	
		reserved	
7	TM	Transfer Mode:	RW
		0, single mode; 1, block mode	
6	Reserved	Write has no effect, read as zero	R
5	STDE	Stride Disable/Enable:	RW
		0, address stride disable; 1, address stride enable;	
4	V	Descriptor Valid flag:	R
		0, Descriptor Invalid; 1, Descriptor Valid for transfer	
		(Ignored in No-Descriptor Transfer and in BCH decoding transfer and in	
		Descriptor Transfer with VM=0)	
3	VM	Descriptor Valid Mode:	RW
		0, V bit is ignored; 1, Support V bit	
		(Ignored in No-Descriptor and in BCH decoding transfer)	
2	VIE	DMA Valid Error Interrupt Enable:	RW
		0, disable; 1, enable	
		(Ignored in No-Descriptor Transfer)	
1	TIE	Transfer Interrupt Enable (TIE):	RW
			•



		0, disable interrupt; 1, enable interrupt when TT is set to 1	
0	LINK	Descriptor Link Enable:	RW
		0, disable; 1, enable	
		(Ignored in No-Descriptor Transfer)	

## **Table 5-3 Detection Interval Length**

RDIL	Description
0	Interval length is 0
1	Interval length is 2 transfer unit
2	Interval length is 4 transfer unit
3	Interval length is 8 transfer unit
4	Interval length is 12 transfer unit
5	Interval length is 16 transfer unit
6	Interval length is 20 transfer unit
7	Interval length is 24 transfer unit
8	Interval length is 28 transfer unit
9	Interval length is 32 transfer unit
10	Interval length is 48 transfer unit
11	Interval length is 60 transfer unit
12	Interval length is 64 transfer unit
13	Interval length is 124 transfer unit
14	Interval length is 128 transfer unit
15	Interval length is 200 transfer unit

## 5.2.7 DMA Descriptor Address (DDAn, $n = 0 \sim 11$ )

This register is ignored in No-Descriptor Transfer.

DDA0, DDA1, DDA2,
DDA3,
DDA6, DDA7, DDA8,
DDA9

0x13020018, 0x13020038, 0x13020058,
0x13020078, 0x13020118, 0x13020138,
0x13020158, 0x13020178

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

DBA	DOA	Reserved
-----	-----	----------

В	its		Na	amo	е											D	esc	crip	tio	n											R۱	N
RS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bits	Name	Description	RW
31:12	DBA	Descriptor Base Address	RW
11:4	DOA	Descriptor Offset Address	RW
3:0	Reserved	Write has no effect, read as zero	R



### 5.2.8 DMA Stride Address (DSDn, $n = 0 \sim 11$ )

This register is ignored in No-Descriptor Transfer.

When address stride transfer is enabled in Descriptor mode, after a sub-block defined in DTCRn is finished transferring, the source or target stride address will be added up to the corresponding source or target address and the transfer will keep going until the transfer ends which means TC in DTCRn reach 0.



### 5.2.9 DMA Control

DMAC1 controls channel 0~5 and DMAC2 controls channel 6~11.

	DN	IAC	1																										<b>0</b> x	130	20:	300
	DN	IAC	2																										0x	130	204	100
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FMSC	FSSI	FTSSI	FUART	FAIC									Reserved									MO	Z.		Polacoco	באפו אפת		HLT	AR	Reserved	DMAE
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31	FMSC	MSC Fast DMA mode:	RW
		0, normal DMA transfer; 1, fast DMA transfer	
30	FSSI	SSI Fast DMA mode:	RW
		0, normal DMA transfer; 1, fast DMA transfer	
29	FTSSI	TSSI Fast DMA mode:	RW




		0, normal DMA transfer; 1, fast DMA transfer	
28	FUART	UART Fast DMA mode:	RW
		0, normal DMA transfer; 1, fast DMA transfer	
27	FAIC	AIC Fast DMA mode:	RW
		0, normal DMA transfer; 1, fast DMA transfer	
26:10	Reserved	Write has no effect, read as zero.	R
9:8	PM	Channel priority mode:	RW
		00, CH0, CH1 > CH2, CH3	
		01, CH1, CH2 > CH0, CH3	
		10, CH2, CH3 > CH0, CH1	
		11, CH3 > CH0, CH1, CH2	
		For example, when PM == 2'b00, it means set1 includes ch0 and ch1 and	
		set2 includes ch2~ch5, set 1 has the higher priority than set 2, within one	
		set, channel priority is round robin, that is:	
		ch0→ch1→ch2→ch0→ch1→ch3→ch0→ch1	
7:4	Reserve	Write has no effect, read as zero.	R
3	HLT	Global halt status, halt occurs in any channel, the bit should set to 1.	RW
		0, no halt	
		1, halt occurred	
2	AR	Global address error status, address error occurs in any channel, the bit	RW
		should be set to 1.	
		0, no address error	
		1, address error occurred	
1	Reserved	Write has no effect, read as zero.	R
0	DMAE	Global DMA transfer enable.	RW
		0, disable DMA channel transfer	
		1, enable DMA channel transfer	

Note: FMSC/FSSI/FTSSI/FUART/FAIC bit either in DMAC1 or in DMAC2 is set, the corresponding dma transfer for MSC(MSC1), SSI(SSI1), UART0~3, AIC is in fast dma mode.

## 5.2.10 DMA Interrupt Pending (DIRQP)

DMAC supports total 12 pending interrupt, 6 of them are in DIRQP and the other 6 are in DIRQP2.






Bits	Name	Description	RW
31:6	Reserved	Write has no effect, read as zero.	R
5:0	CIRQn	CIRQn (n=0~5) denotes pending status for corresponding channel	RW
		0, no abnormal situation or normal DMA transfer is in progress	
		1, abnormal situation occurred or normal DMA transfer done	

## 5.2.11 DMA Doorbell (DDR)

DDR supports channel 0~5 and DDR2 supports channel 6~11.



## 5.2.12 DMA Doorbell Set (DDRS)

DDRS supports channel 0~5 and DDRS2 supports channel 6~11.

	DD DD	RS RS	2																													30c 40c
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												R	ese	erve	d												DBS5	DBS4	DBS3	DBS2	DBS1	DBS0
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	its		Na	ıme	;											D	esc	rip	tio	n											R۱	N
31:	:8	F	Res	erv	ed	W	/rite	e ha	as ı	no (	effe	ct,	rea	ad a	as z	zer	0														R	



7:0	DBSn	DMA Doorbell Set for each channel	W
		0, ignore	
		1, Set the corresponding DBn bit to 1	

## 5.2.13 DMA Clock Enable (DCKE)

DCKE supports channel 0~5 and DCKE2 supports channel 6~11.

	DCI DCI																													130 130		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												R	lese	erve	d												DCKE5	DCKE4	DCKE3	DCKE2	DCKE1	DCKE0
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:8	Reserved	Write has no effect, read as zero	R
7:0	DCKEn	DMA Clock Enable for each channel	W
		0, ignore	
		1, Set the corresponding DCKEn bit to 1	



## 5.3 DMA manipulation

## 5.3.1 Descriptor Transfer

#### 5.3.1.1 Normal Transfer

To do proper Descriptor DMA transfer, do as following steps:

- First of all, open channel clock by setting DCKEn register for corresponding channel
- 1 Check whether the status of DMA controller are available, that is, for global control (DMAC), ensure that DMAC.AR=0 and DMAC.HLT=0; while for expected channels, ensure that DCSn.AR=0, DCSn.HLT=0, DCSn.TT=0, DTCn=0 and DCSn.INV=0.
- 2 Select 4 word or 8 word descriptor by DCSn.DES8
- 3 For Descriptor transfer, guarantee DCSn.NDES=0
- 4 Initiate channel request register DRSRn
- Build descriptor in memory. Write the first descriptor address in DDAn and the address must be 16Bytes aligned in 4word descriptor and 32Bytes aligned in 8word descriptor. The descriptor address includes two parts: Base and Offset address. If the descriptor is linked, the 32-bit address of next descriptor is composed of 20-bit Base address in DDAn and 8-bit Offset address in DES3.DOA and the four LSB is 0x0. See Table 5-4 for the detailed 4-word descriptor structure.

Note: if stride address transfer is enabled, the address must be 32Bytes aligned because DES4 needs to read out.

- 6 Set 1 to the corresponding bit in DDR to initiate descriptor fetch
- 7 Set DMAC.DMAE=1 and expected DCSn.CTE=1 to launch DAM transfer
- 8 Hardware clears the corresponding bit in DDR as soon as it starts to fetch the descriptor.
- 9 If DES0.V =0 and DES0.VM=1, DMAC stops and set DCSn.INV=1. Otherwise, it waits for dma request from peripherals to start dma transfer
- After DMAC completes the current descriptor dma transfer, if DES0.VM=1, it clears DES0.V to 0 and writes back to memory. If DES0.Link=1, it sets DCSn.CT to 1, otherwise it sets DCSn.TT to 1. If the interrupt enabled, it will generates the corresponding interrupts.
- If DES0.LINK=1, after DMAC completes the current descriptor dma transfer and return to fetch the next descriptor and continues dma transfer until completes the descriptor dma transfer which DES0.LINK=0.
- When transfer end, clr DCSn.CTE to 0 to close the channel, and then clear DCSn.TT and DCSn.CT bits



## **Table 5-4 Descriptor Structure**

Word	Bit	Name	Function
1st (DES0)	31	EACKS	External DMA DACKn output polarity select
	30	EACKM	External DMA DACKn output Mode select
	29-28	ERDM	External DMA request detection Mode
	27	EOPM	External DMA End of process mode
	26	Reserved	
	25	BLAST	BCH Last (Only for BCH and Nand transfer)
	24	Reserved	
	23	SAI	Source Address Increment
	22	DAI	Target Address Increment
	21-20	Reserved	
	19-16	RDIL	Request Detection Interval Length
	15-14	SP	Source port width
	13-12	DP	Target port width
	11	Reserved	
	10-8	TSZ	Transfer Data Size
	7	TM	Transfer Mode
	6	Reserved	
	5	STDE	Stride transfer enable
	4	V	Descriptor Valid
	3	VM	Descriptor Valid Mode
	2	VIE	Descriptor Invalid Interrupt Enable
	1	TIE	Transfer Interrupt Enable
	0	LINK	Descriptor Link Enable
2nd (DES1)	31-0	DSA	Source Address
3rd (DES2)	31-0	DTA	Target Address
4th (DES3)	31-24	DOA	Descriptor Offset address
	23-0	DTC	Transfer Counter
5th (DES4)	31-16	TSD	Target Stride Address
	15-0	SSD	Source Stride Address
6th(DES5)	5-0	DRT	DMA Request Type
	31-6	Reserved	
7th(DES6)	31-0	Reserved	
8th(DES7)	31-0	Reserved	






Figure 5-1 Descriptor Transfer Flow



#### 5.3.1.2 Stride Address Transfer

During transfer, source or target address can be not continuous and the source and target stride offset address are showed in DSDn registers.




Figure 5-2 Example for Stride Address Transfer

#### 5.3.1.3 BCH DMA Transfer

Channel 0 supports BCH DMA transfer.


During BCH encoding, DMA read data from memory pointed by DSAR0 and write to BCH data register BHDR, after BCH encoding finishes, DMA write BHINT and BCH parity data BHPAR0~3 (8-bit BCH) or BHPAR0~1 (4-bit BCH) respectively to memory pointed by DTAR0, and then DMA clear BHINT and set BCH reset to BCH automatically.

During BCH decoding, DMA read data from memory pointed by DSAR0 and write to BCH data register BHDR, after BCH decoding finishes, if there is error in the data block, DMA will write BHINT, BHERR0~3 (8-bit BCH) or BHERR0~1 (4-bit BCH) to memory pointed by DTAR0 or if there is no error in the data block, DMA will only write BHINT to memory, and then DMA clear BHINT and set BCH reset to BCH. If multiple data block are linked to wait for BCH decoding, data transfer and decoding can be executed in pipeline, that is when the first data block is being decoding, and second data can be transfer to BCH for syndrome generation.

Here one data block means, for encoding, the entire data bytes need encoding, for decoding, the entire data bytes and parity bytes need decoding. DCM.BLAST must be used in descriptor BCH transfer. When one data block is in a continuous memory space, BLAST must be set to 1 for this data block; when one data block is linked in multiple data space, BLAST must be set to 1 for the last data space.



#### 5.3.1.4 Nand Transfer



## **5.3.2** No-Descriptor Transfer

To do proper DMA transfer, do as following steps:

First of all, check whether the status of DMA controller are available, that is, for global control (DMAC), ensure that DMAC.AR=0 and DMAC.HLT=0; while for expected channels, ensure that DCSn.AR=0, DCSn.HLT=0 and DCSn.TT=0 and DTCn=0.

one nand request detection

- 1 For each channel n, initialize DSAn, DTAn, DTCn, DRTn, DCSn, DCMn properly
- 2 Set DMAC.DMAE=1 and expected DCSn.CTE=1 and DCSn.NDES=1 to launch DAM transfer

For a channel with auto-request (DRTn.RT=0x8), the transfer begins automatically when the DCSn.CTE bit and DMAC.DMAE bit are set to 1. While for a channel with other request types, the transfer does not start until a transfer request is issued and detected.

For any channel n, The DTCn value is decremented by 1 for each successful transaction of a data unit. When the specified number of transfer data unit has been completed (DTCn = 0), the transfer ends normally. Meanwhile corresponding bit of DIRQP is set to 1. If DCMn.TIE bit is set to 1, an interrupt request is sent to the CPU. However, during the transfer, if a DMA address error occurs, the transfer is suspended, both DCSn.AR and DMAC.AR are set to 1 as well as corresponding bit of DIRQP. Then an interrupt request is sent to the CPU despite of DCMn.TIE.

Sometimes, for example, an UART parity error occurs for a channel that is transferring data between such UART and another terminal. In the case, both DCSn.HLT and DMAC.HLT are set to 1 and the transfer is suspended. Software should identify halt status by checking such two bits and re-configure DMA to let DMA rerun properly later.

For non-descriptor BCH transfer, there is no pipeline execution for BCH decoding. DCM.BLAST doesn't need to be set in non-descriptor BCH transfer.



### 5.4 DMA Requests

DMA transfer requests are normally generated from either the data transfer source or target, but also they can be issued by on-chip peripherals that are neither the source nor the target. There are two DMA transfer request types: auto-request, and on-chip peripheral request. For any channel n, its transfer request type is determined through DRTn.

### 5.4.1 Auto Request

When there is no explicit transfer request signal available, for example, memory-to-memory transfer or memory to some on-chip peripherals like GPIO, the auto-request mode allows the DMA to automatically generate a transfer request signal internally. Therefore, when DMA initialization done, once the DMAC.DMAE and DCSn.CTE are set to 1, the transfer begins immediately in channel n which DRTn=0x8.

### 5.4.2 On-Chip Peripheral Request

In the mode, transfer request signals come from on-chip peripherals. All request types except 0x8 (value of DRT) belong to the mode. Note: the transfer byte number for one request detection according to DCMn.RDIL must be equal or less than the byte number according to receive or transmit trigger value of source or target devices.

### 5.5 DMA Transfer Modes

Each channel can toggles between two transfer modes: single and block

### 5.5.1 Single Mode

A channel with single mode will periodically detect the request signal according to presetting detection interval length (DCMn.RDIL). Moreover, during the transfer, after a transaction of a data unit (8-bit, 16-bit, 32-bit, 16-byte, or 32-byte), an internal arbitrator in the DMA will arbitrate all active channels again to select one to represent DMA's bus request to participate the AHB bus arbitration. Above process will repeat when the channel captures the bus again until corresponding DCSn.TT bit equals to 1 or abnormal situation (address error, halt) occurs.

### 5.6 Channel Priorities

There are two dma cores, each one supports 6 channels dma transfer. The two cores have the same priority.

In each core, there are two sets: set 1 has the higher priority than set 2, within each set priority is round robin.



Table 5-5 Relationship among DMA Transfer connection, Request Mode and Transfer Mode

Transfer Connection	Request	Transfer	Data Size (bits)	Channel
	Mode	Mode		
External memory or memory-mapped	Auto	Single	8/16/32	0~5
external device and on-chip	on-chip		16-byte/32-byte	
peripheral module				

## 5.7 Examples

### 5.7.1 Memory-to-memory auto request No-Descriptor Transfer

Suppose you want to do memory move between two different memory regions through channel 3, for example, moving 1KB data from address 0x20001000 to 0x20011000, do as following steps:

- 0 Check if (DMAC.AR==0 && DMAC.HLT==0 && DCS3.AR==0 && DCS3.HLT==0 && DCS3.CT==0 && DCS3.NDES=1 && DTC3==0)
- 1 If above condition is true, set value 0 to DCS3.CTE to disable the channel 3 temporarily
- 2 Set source address 0x20001000 to DSA3 and target address 0x20011000 to DTA3
- 3 Suppose the data unit is word, set transfer count number 256 (1024/4) to DTC3
- 4 Set auto-request (0x8) to DRT3
- 5 Up to now, only the most important channel control register DCM3 is left, set it carefully:
- 0 Set value 1 to SAI and DAI<sup>\*1</sup>
- 1 Ignore RDIL because in the case there is no explicit request signal can be detected
- 2 Set word size (0) to SP and DP<sup>2</sup>
- 3 Set single mode (0) to TM\*3
- 4 Set value 1 to TIE to let CPU do some post process after the transfer done
- 6 Set value 1 to DCS3.CTE and DMAC.DMAE to launch the transfer in channels 3
- 7 When the transfer terminates normally (DTC3==0 && DCS3.TT==1), DIRQP.CIRQ3 will automatically be set value 1 and an interrupt request will be sent to CPU
- When CPU grants the interrupt request, in the corresponding IRQ handler, software must clear the DCS3.CT to value 0, and the behavior will automatically clear DIRQP.CIRQ3.

#### NOTES:

- Either source or target is a FIFO, must not enable corresponding address increment
- When either source or target need be accessed through EMC (external memory controller), the real port with of the device is encapsulated by EMC, so you can set any favorite port with for it despite of the real one



# 6 AHB Bus Arbiter

### 6.1 Overview

AHB bus arbiter is responsible for AHB bus transactions' arbitrating to provide a fair chance for each AHB master to possess the AHB bus. The refined arbiter in this processor adopts a new arbitrating technique to fulfill the back-to-back feature of AHB protocol. Moreover, dividing two master groups with different privileges supports two arbitrating methods:

- 1. Round-robin possession for masters in the same group
- 2. Preemptive possession for masters with higher privileges

There are two AHB buses in this processor, AHB0 and AHB1. AHB0 is responsible for interconnecting 8 main AHB masters including main CPU core, LCD, IPU, CIM, DMA, USB, the bridge for AHB1 and the bridge for MC. While the AHB1 is responsible for interconnecting 8 AHB masters belonging to video processor including auxiliary CPU core, MC, ME, IDCT, DBLK, DDMA0 for TCSM0, DDMA1 for TCSM1 and the bridge for main CPU core.



## 6.2 Register Descriptions


The base address for memory-mapped registers in the AHB0 bus' arbiter is 0x13000000. The AHB1 bus' arbiter has the same base address as the AHB0, but its memory-mapped registers can only be accessed by auxiliary CPU core.

Table 6-1 AHB Bus Arbiter Registers List

Register	Offset	Size	R/W	Reset	Description				
Name				Value	Description				
RPIOR	0x00	32	R/W	0x00000000	Master group priority order				
CTRL	0x04	32	R/W	0x00000000	AHB monitor control *1				
CLKL	0x08	32	R/W	0x00000000	AHB clock counter low *1				
EVENT0L	0x0C	32	R/W	0x00000000	AHB bus event 0 counter low *1				
EVENT1L	0x10	32	R/W	0x00000000	AHB bus event 1 counter low *1				
EVENTH	0x14	32	R/W	0x00000000	AHB bus event & clock counter high *1				

### NOTES:

## 6.2.1 Priority Order Register



Bits	Name	Description	R/W
31:2	Reserved	Write is ignored, read as zero	R
1:0	PRI	Priority order for AHB0 (first 3 masters belong to high privilege group)	RW
		0: {lcd, ipu, cim}, {dma, localbridge, mcbridge, cpu, usb}	
		1: {lcd, ipu, cpu}, {dma, cim, localbridge, mcbridge, usb}	
		2: {cim, ipu, cpu}, {lcd, dma, usb, localbridge, mcbridge}	
		3: {cim, ipu, dma}, {cpu, lcd, usb, localbridge, mcbridge}	
		Priority order for AHB1 (first 3 masters belong to high privilege group)	
		0: {dblk, mc, aux}, {me, ddma1, idct, bridge, ddma0}	
		1: {dblk, mc, bridge}, {me, aux, ddma1, idct, ddma0}	
		2: {aux, mc, bridge}, {dblk, me, ddma0, ddma1, idct}	
		3: {aux, mc, me}, {bridge, dblk, ddma0, ddma1, idct}	

<sup>\*1</sup> denotes the register is not implemented in AHB1.



## 6.2.2 Monitor Control Register

	HARB_MC																												of	fse	t 4	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved						M	<u> </u>			Q	ON.		Reserved		EV1		Reserved		EVO				Reserved			EV1E	EVOE	CLKE
Rst	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0

Bits	Name	Description	R/W
31:24	Reserved	Write is ignored, read as zero	R
23:20	M1	Monitored Master ID in monitor channel 1*1	RW
19:16	M0	Monitored Master ID in monitor channel 0*1	RW
15	Reserved	Write is ignored, read as zero	R
14:12	EV1	AHB bus event encoding for monitor channel 1*2	RW
11	Reserved	Write is ignored, read as zero	R
10:8	EV0	AHB bus event encoding for monitor channel 0*2	RW
7:3	Reserved	Write is ignored, read as zero	R
2	EV1E	Enable montior channel 1. 0, disable; 1, enable	RW
1	EV0E	Enable montior channel 0. 0, disable; 1, enable	RW
0	CLKE	AHB clock counting enable. 0, disable; 1, enable	RW

## NOTES:

Table 6-2 AHB Bus Monitor Events

**Table 6-2 AHB Bus Monitor Events** 

Events	Full Name	Comment
0	bus transaction cycles	exclude idle cycles
1	bus transaction times	total NONSEQ times
2	grant latency*3	total pending request cycles for occurred
		transctions
3	critical grant latency trigger*4	Once the grant latency for one time of bus
		transaction exceeds the critical value preset in the
		counter low register, the associative counter high
		register will accumulate 1
4	single beat transaction times	BURST type is SINGLE
5	fixed length burst transaction times	BURST type is INCR4/8/16 or WRAP4/8/16
6	INCR bust transaction times	BURST type is INCR
7	critical transaction cycles trigger*5	Once the active transaction cycles for one time of
		bus transaction exceeds the critical value preset in
		the counter low register, the associative counter

<sup>&</sup>lt;sup>\*1</sup> denotes the masterID encoding are described in the Table 6-3 AHB0 Master-ID

<sup>\*2</sup> denotes the event encoding are described in the



#### NOTES:

\*3, \*4, \*5 denotes that such events are undefined when masterID is ALL

### Table 6-3 AHB0 Master-ID

Masters	Full Name
0	CPU
1	CIM
2	LCD
3	DMA
4	IPU
5	USB
6	LocalBridge
7	MCBridge
8~14	Reserved
15	ALL (events triggered by any master should be monitored)

## 6.2.3 AHB Clock Counter Low Register

Bits	Name	Description	R/W
31:0	CLKL	Record the low 32 bits of AHB clock counter	RW

## 6.2.4 Event0 Low Register

E	Bits	Name	Description	R/W
3	1:0	EVENT0L	Record the low 32 bits of event 0 counter	RW



## 6.2.5 Event1 Low Register



Bits	Name	Description	R/W
31:0	EVENT1L	Record the low 32 bits of event 1 counter	RW

## 6.2.6 Event High Register

Bits	Name	Description	R/W
31:16	CLKH	Record the high 16 bits of AHB clock counter	RW
15:8	EVENT1H	Record the high 8 bits of event 1 counter	RW
7:0	EVENT0H	Record the high 8 bits of event 0 counter	RW

Note that fields of EVENTH register will not overflow automatically. For example, when EVENT1H reaches 0xFF during monitoring, it remains the value until software modifies it.



# 7 Clock Reset and Power Controller

## 7.1 Overview

The Clock & Power management block consists of three parts: Clock control, PLL control, and Power control, Reset control.

The Clock control logic can generate the required clock signals including CCLK for CPU, AUX\_CCLK for AUX\_CPU, H0CLK for the AHB0 bus peripherals, H1CLK for the AHB1 bus peripherals, and PCLK for the APB bus peripherals. The Chip has one Phase Locked Loops (PLL): for CCLK, AUX\_CCLK, H1CLK, H0CLK and PCLK, MSCLK, SSICLK, LPCLK. The clock control logic can make slow clocks without PLL and connect/disconnect the clock to each peripheral block by software, which will reduce the power consumption.

For the power control logic, there are various power management schemes to keep optimal power consumption for a given task. The power management block can activate four modes: NORMAL mode, DOZE mode, IDLE mode, SLEEP mode.

For reset control logic, the hardware reset and hibernate reset is extended to more 40ms. It controls or distributes all of the system reset signals.



## 7.2 Clock Generation UNIT

The clock generation unit (CGU) contains one PLL driven by an external oscillator and the clock generation circuit from which the following clocks are derived:

Signal	Description
CCLK	Fast clock for internal operations such as executing instructions from the
	cache. It can be gated during doze and idle mode when all the criteria to
	enter a low power are met.
AUX_CCLK	AUX CPU Clock as the same frequency as CCLK
H1CLK	AHB1 High Speed Bus Clock
H0CLK	System clock—This signal appears as the HCLK input to the CPU and the
	HCLK to the system. This is a continuous clock (when the system is not in
	sleep mode) It can be gated during Sleep mode when all the criteria to
	enter a low power are met
PCLK	Peripheral clock – APB BUS device clock
MCLK	Clock for EMC controller
СКО	SDRAM Clock
LPCLK	LCD pixel clock
TVECLK	TV encoder 27M clock
CIM_MCLK	Clock output from CIM module
CIM_PCLK	Clock input to CIM module
I2SCLK	I2S codec clock
BITCLK	AC97 bit clock
MSC0CLK	MSC0 clock
MSC1CLK	MSC1 clock
SSICLK	SSI0 clock
TSSICLK	TSSI clock
EXCLK	12M clock output for UART I2C TCU USB2.0-PHY AUDIO CODEC



#### Feature:

- On-chip 2MHz~27MHZ oscillator circuit
- On-chip 32.768KHZ oscillator circuit
- One On-chip phase-locked loops (PLL) with programmable multiplier
- CCLK, AUX\_CCLK, PCLK, H1CLK, H0CLK, MCLK, CKO and LPCLK, I2SCLK, MSC0CLK, MSC1CLK, SSICLK frequency can be changed separately for software by setting registers.
- SSI clock supports 50M clock
- MSC clock supports 50M clock
- Functional-unit clock gating


# 7.2.1 Pin Description

Name	I/O	Description
RTCLK_XI	Input	32.768KHZ Oscillator input signal
RTCLK_XO	Output	32.768KHZ Oscillator output signal
EXCLK	Input	Oscillator input signal
EXCLKO	Output	Oscillator output signal
CIM_MCLK	Output	Clock output from CIM module signal
CIM_PCLK	Input	Clock input to CIM module signal
LPCLK	Output	LCD pix clock signal
CKO	Output	SDRAM clock signal
TSSICLK	Input	TSSI clock signal
BITCLK	Inout	I2S/AC97 bit clock
MSC0_CLK	Output	Clock output For MMC0/SD0 Card signal
MSC1_CLK	Output	Clock output For MMC1/SD1 Card signal
SSI_CLK	Output	Clock output from SSI module signal



# 7.2.2 CGU Block Diagram

Following figure illustrates a block diagram of CGU





#### 7.2.3 Clock Overview

There is an internal PLL . PLL input clock is an external input clock EXCLK. Theoretically, EXCLK can be 2MHz ~ 27MHz.

CCLK is CPU clock. It is usually the fastest clock in the chip. This clock represents the chip speed.

AUX CCLK is AUX CPU clock.

H0CLK is for on chip high speed peripherals connected to AHB0 bus.

H1CLK is for on chip high speed peripherals connected to AHB1 bus.

PCLK is for on chip slow speed peripherals connected to APB bus.

MCLK is external memory bus clock. MCLK represents the SDRAM speed.

CCLK, AUX\_CCLK, H1CLK, H0CLK, PCLK and MCLK are synchronous clocks that may have different frequencies. They are from the same clock source, the on chip PLL output clock in most cases. H0CLK frequency can be equal to CCLK or divided CCLK by an integer. PCLK frequency can be equal to H0CLK or divided H0CLK by an integer. MCLK frequency can be equal to or half of HCLK. H0CLK frequency can be equal to H1CLK or H0CLK/H1CLK = 3/2.

AC97 in AIC module needs a 12.288MHz BIT clock. It is input from the external AC97 CODEC chip or other clock source.

Besides PLL input, EXCLK also provides device clock or one of device clocks for many peripherals, such as, UART, I2C, TCU, SSI, SADC and WDT

Device clock of MSC (MMC/SD) is taken from software divided PLL output clock. Device clock of SSI is taken from software divided PLL output clock.

LCD's pixel clock are generated from PLL output clock, which are divided by two independent dividers.

The slowest clock is RTCLK, which is usually 24M/512 or 32768Hz



# 7.2.4 CGU Registers

All CGU register 32bit access address is physical address.

**Table 7-1 CGU Registers Configuration** 

Name	description	RW	Reset Value	Address	Access
					Size
CPCCR	Clock Control Register	RW	0x42040000	0x10000000	32
CPPCR	PLL Control Register	RW	0x28080011	0x10000010	32
CPPSR	PLL switch and status register	RW	0x80000000	0x10000014	32
I2SCDR	I2S device clock divider Register	RW	0x0000004	0x10000060	32
LPCDR	LCD pix clock divider Register	RW	0x00000004	0x10000064	32
MSCCDR	MSC clock divider Register	RW	0x00000000	0x10000068	32
SSICDR	SSI clock divider Register	RW	0x00000000	0x10000074	32
CIMCDR	CIM MCLK clock divider Register		0x00000004	0x1000007C	32

# 7.2.4.1 Clock Control Register

The Clock Control Register (CPCCR) is a 32-bit read/write register, which controls CCLK, HCLK, PCLK, MCLK and LDCLK division ratios. It is initialized to 0x42000000 by any reset. Only word access can be used on CPCCR.

	СР	CC	R																										0x	100	000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ISCS	ECS	ncs			2				CE	PCS	Reserved		H1I	DIV			MD	ΝV			PD	)IV			HOI	DIV			CD	IV	
RST	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31	I2CS	I2S Clock Source Selection. Selects the I2S clock source between PLL	RW
		output and pin EXCLK	
		0: I2S clock source is EXCLK	
		1: I2S clock source is PLL output divided by I2SDIV	
		If EXCLK is 24M, please don't change the bit	
30	ECS	Select the between EXCLK and EXCLK/2 output	RW
		0: clock source is EXCLK	
		1: clock source is EXCLK/2	
		The bit is only used to APB device such as UART I2S I2C SSI SADC	
		UDC_PHY etc	



		Usually, plea	se don't cha	nge the bit						
29	UCS	UDC PHY C	lock Source	Selection. Sel	lects the UDC	PHY clock source	RW			
		between PLI	output and	pin EXCLK.						
		0: UDC clock	k source is pi	in EXCLK						
		1: UDC clock	•							
				don't change	the bit					
28:23	UDIV					PHY clock source is	RW			
						clock division ratio,				
		which varies	from 1 to 64	(division ratio	o = UDIV + 1)					
22	CE	change enat	ole. If CE is 1	, writes on CI	DIV, H1DIV, H	HODIV, PDIV, MDIV,	RW			
		UDIV, PXDI	or LDIV wil	l start a freque	ency changin	g sequence				
		immediately.	When CE is	0, writes on 0	CDIV, H1DIV,	H0DIV, PDIV, MDIV,				
		UDIV, PXDI	/ and LDIV v	vill not start a	frequency ch	anging sequence				
		immediately.	The division	ratio is actua	ally updated in	n PLL multiple ratio				
		changing se	quence or Pl	L Disable Se	quence.					
			-	ated in PLL m	nultiple ratio c	hanging sequence or				
		PLL Disable	•							
			-	ated immedia	-		RW			
21	PCS	PLL out clock source clock selection. It supplies source clock for MSC I2S								
		LCD UHC UDC SSI PCM								
		0: divider clock source is PLL output divided by 2								
		divider clock source is PLL output     Software should set the bit according to various needs								
		Software sho	ould set the b	oit according t	o various nee	eds	<del> </del>			
20	Reserved	<b>-</b>					R RW			
19:16	H1DIV	Divider for AHB1 Clock Frequency. Specified the H1CLK division ratio.								
				19~16: HDIV		Description				
		0	0	0	0	X1				
		0	0	0	1	X1/2				
		0	0	1	0	X1/3				
		0	0	1	1	X1/4				
		0	1	0	0	X1/6				
		0	1	0	1	X1/8				
			С	ther Value		Reserved				
15:12	MDIV	Divider for M	lemory Clock	Frequency. S	Specified the	MCLK division ratio.	RW			
		Bit 15~12: MDIV Description								
		0	0	0	0	X1				
		0	0	0	1	X1/2				
		0	0	1	0	X1/3				
		0	0	1	1	X1/4				
		0	1	0	0	X1/6				
		0	1	0	1	X1/8				




		0	1	0	1	X1/8	
		0					
				Other Value		Reserved	
11:8	PDIV	Divider for Pe			Specified the	e PCLK division ratio	. RW
			Bit	11~8: PDIV		Description	
		0	0	0	0	X1	
		0	0	0	1	X1/2	
		0	0	1	0	X1/3	
		0	0	1	1	X1/4	
		0	1	0	0	X1/6	
		0	1	0	1	X1/8	
			C	Other Value		Reserved	
7:4	H0DIV	Divider for Al-	IB0 Clock F	requency. Spe	cified the H0	CLK division ratio.	RW
			Bi	t 7~4: HDIV	Description		
		0	0	0	0	X1	
		0	0	0	1	X1/2	
		0	0	1	0	X1/3	
		0	0	1	1	X1/4	
		0	1	0	0	X1/6	
		0	1	0	1	X1/8	
			C	Reserved			
3:0	CDIV	Divider for CF	U Clock Fr	equency. Spec	ifies the CCI	LK division ratio.	RW
			Di	t 3~0: HDIV		Description	
			0	0	0	X1	
		0					
		0	0	0	1	X1/2	
		0	0	1	0	X1/3	
		0	0	1	1	X1/4	
		0	1	0	0	X1/6	
		0	1	0	1	X1/8	
			C	Other Value		Reserved	

# 7.2.4.2 I2S device clock divider Register

I2S device clock divider Register (I2SCDR) is a 32-bit read/write register that specifies the divider of I2S device clock . This register is initialized to 0x00000004 only by any reset. Only word access can be used on I2SCDR






Bits	Name	Description	RW
31:9	Reserved	Writes to these bits have no effect and always read as 0.	R
8:0	I2SCDR	Divider for I2S Frequency. Specified the I2S device clock division ratio,	RW
		which varies from 1 to 512 (division ratio = I2SCDR + 1).	
		When EXCLK is 24M, don't care the bit	

### 7.2.4.3 LCD pix clock divider Register

LCD pix clock divider Register (LPCDR) is a 32-bit read/write register that specifies the divider of LCD pixel clock (LPCLK). This register is initialized to 0x00000004 only by any reset. Only word access can be used on LPCDR




Bits	Name	Description	RW
31	LSCS	TV encoder Source Pixel Clock Selection. Selects the TV encoder source	RW
		pixel clock between divider and external clock input	
		0: TV encoder source pixel clock source is PLL divider output	
		1: TV encoder source clock source is EXCLK PIN	
30	LTCS	LCD TV Encoder or Panel pix clock Selection	RW
		0: pix clock is used as LCD PANEL	
		1: pix clock is used as TV ENCODER	
29:11	Reserved	Writes to these bits have no effect and always read as 0.	R
10:0	LPCDR	Divider for Pixel Frequency. Specified the LCD pixel clock (LPCLK)	RW
		division ratio, which varies from 1 to 2048 (division ratio = LPCDR + 1).	



### 7.2.4.4 MSC device clock divider Register


MSC device clock divider Register (MSCCDR) is a 32-bit read/write register that specifies the divider of MSC device clock . This register is initialized to 0x00000000 only by any reset. Only word access can be used on MSCCDR



Bits	Name	Description	RW
31:5	Reserved	Writes to these bits have no effect and always read as 0.	R
4:0	MSCCD	Divider for MSC Frequency. Specified the MSC device clock division	RW
	R	ratio, which varies from 1 to 32 (division ratio = MSCCDR + 1).	

### 7.2.4.5 SSI device clock divider Register

SSI device clock divider Register (SSICDR) is a 32-bit read/write register that specifies the divider of SSI device clock. This register is initialized to 0x00000000 only by any reset. Only word access can be used on SSICDR




Bits	Name	Description	RW
31:4	Reserved	Writes to these bits have no effect and always read as 0.	R
3:0	SSICDR	Divider for SSI Frequency. Specified the SSI device clock division	RW
		ratio, which varies from 1 to 16 (division ratio = SSICDR + 1).	



# 7.2.4.6 CIM MCLK clock divider Register

CIM mclk clock divider Register (CIMCDR) is a 32-bit read/write register that specifies the divider of CIM mclk clock (CIM\_MCLK). This register is initialized to 0x00000004 only by any reset. Only word access can be used on CMCDR




Bits	Name	Description	RW
31:8	Reserved	Writes to these bits have no effect and always read as 0.	R
7:0	CIMCDR	Divider for CIM MCLK Frequency. Specified the CIM MCLK clock	RW
		(CIM_MCLK) division ratio, which varies from 1 to 256 (division ratio =	
		CIMCDR + 1).	



# 7.2.4.7 PLL Control Register

The PLL Control Register (CPPCR) is a 32-bit read/write register, which controls PLL multiplier, on/off state and stabilize time. It is initialized to 0x28080011 only by any reset. Only word access can be used on CPPCR.




Bits	Name	Description	RW
31:23	PLLM	the PLL feedback 9-bit divider	RW
22:18	PLLN	the PLL input 5-bit divider	RW
17:16	PLLOD	00: divide by 1	RW
		01: divide by 2	
		10: divide by 2	
		11: divide by 4	
15:11	Reserved	Writes to these bits have no effect and always read as 0	R
10	PLLS	PLL Stabilize Flag	R
		0: PLL is off or not stable	
		1: PLL is on and stable	
9	PLLBP	PLL Bypass. If PLLEN is 1, set this bit to1 will bypass PLL. The PLL is still	RW
		running background but the source of associated dividers is switched to	
		12-M. If PLLEN is 0, set this bit to 1 has no effect. If PLLEN is 1, clear this	
		bit to 0 will switch the source of associated dividers to PLL output.	
8	PLLEN	PLL Enable. When PLLEN is set to 1, PLL starts to lock phase. After PLL	RW
		stabilizes, PLLS bit is set. If PLLBP is 0, the source of associated dividers,	
		is switched to PLL output. When PLLEN is clear to 0, PLL is shut off and	
		the source of associated dividers is switched to 12-MHz in spite of PLLBP	
		bit	
7:0	PLLST	PLL Stabilize Time. Specifies the PLL stabilize time by unit of RTCCLK	RW
		(approximate 32kHz) cycles. It is used when change PLL multiplier or	
		change PLL from off to on. It is initialized to H'11	



# 7.2.4.8 PLL Switch and Status Register

The PLL Switch and Status Register (CPPSR) is a 32-bit read/write register, which controls the clock switch ,frequency change mode and reflect the PLL and clock switch Status .It is initialized to 0x80000000 by any reset. Only word access can be used on CPPSR.



Bits	Name	Description	RW
31	PLLOFF	0 : PLL doesn't enter shut off state	R
		1: PLL is in shut off state	
30	PLLBP	0: PLL doesn't enter by pass state	R
		1: PLL is in by pass state	
29	PLLON	0: PLL doesn't enter on state	R
		1: PLL is in on state	
28	PS	0: disable PLL or no change PLL parameters	RW
		1: enable PLL or change PLL parameters have finished.	
		The bit is asserted to 1 auto by hardware . when software concerns this	
		bit, at first software write 0 to the bit, then read the status bit until to 1.	
27	FS	Indicate the change frequency has finished . the bit only reflect CDIV,	RW
		HDIV, MDIV, PDIV change .	
		0 : no change CDIV, HDIV, MDIV, PDIV	
		1: change clock parameters have finished.	
		when software concerns this bit, at first software write 0 to the bit, then	
		read the status bit until to 1	
26	CS	Indicate the clock switch has finished, the bit reflects when PLL switch to	RW
		EXCLK or EXCLK to PLL.	
		0: no clock switch	
		1: clock switch has finished.	
		when software concerns this bit, at first software write 0 to the bit, then	
		read the status bit until to 1	
25:3	Reserved		R
2	SM	When cdiv hdiv mdiv pdiv change, whether cclk h1clk h0clk mclk pclk	RW
		are all stopped	
		0: hardware control	
		1: when frequency changes, above clocks are all stopped	
1	PM	Clock switch mode. When PLL switch to EXCLK or EXCLK switch to PLL	RW



		0: slow mode	
		1: fast mode	
0	FM	Clock frequency change mode. Only to CDIV MDIV HDIV PDIV	RW
		0: slow mode	
		1: fast mode	

### 7.2.5 PLL Operation

The PLL developed as a macro cell for clock generator. It can generate a stable high-speed clock from a slower clock signal. The output frequency is adjustable and can be up to 500MHz. The PLL integrates a phase frequency detector (PFD), a low pass filter (LPF), a voltage controlled oscillator (VCO) and other associated support circuitry. All fundamental building blocks as well as fully programmable dividers are integrated on the core. It is useful for clock multiplication of stable crystal oscillator sources and for de-skew clock signals.

The PLL block diagram is shown in following figure




Figure 7-1 Block Diagram of PLL

### 7.2.5.1 PLL Configuration

- PLL Divider Value Setting
   There are 3 divider values (N, M and NO) to set the PLL output clock frequency CLKOUT:
- Input Divider Value N

N = PLLN of CPPCR + 2

2. Feedback Divider Value M

M = PLLM of CPPCR + 2



3. Output Divider Value NO

Output Divider Setting (OD)	Output Divider Value (NO)
0	1
1	2
2	2
3	4

4. The PLL output frequency, CLK\_OUT, is determined by the ratio set between the value set in the input divider and the feedback divider. PLL output frequency CLK\_OUT is calculated from the following equations:

CLKOUT = XIN x 
$$(M/N)$$
 x  $(1/N0)$ 

$$M = F0 *1 + F1*2 + F2*4 + F3*8 + F4*16 + F5*32 + F6*64 + F7*128 + F8*256 + 2$$

$$N = R0*1 + R1*2 + R2*4 + R3*8 + R4*16 + 2$$

$$NO = 2^{od0+od1}$$

#### Where:

CLK\_OUT represents the output frequency
XIN represents PLL input frequency
N represents input divider value
M represents feedback divider value
NO represents output divider value

### < Attention >

- 1.  $1MHZ \le XIN/N \le 15MHZ$
- 2.  $100MHZ \le CLK_OUT \times NO \le 500MHZ$

### 7.2.5.2 PLL out clock frequency selection

```
PLL-freq = PLL-freq-raw / NO, where NO = 1, 2, 4
PLL-freq-raw = EXCLK * M / N, where M = integer of 2 \sim 513, N = integer of 2 \sim 33
```

So, to generate a specified PLL-freq, there are many valid sets of NO, M and N value.

Smaller PLL-freq-raw is better since it consumes less power. Reduce PLL-freq-raw from 200MHz to 100MHz saving a few milliwatts. Please beware not put PLL-freq-raw less than 100MHz.

If EXCLK is in small jitter, like a crystal-generated clock, a smaller N is better.



# 7.2.6 Main Clock Division Change Sequence

Main clock (CCLK, H1CLK, H0CLK, PCLK and MCLK) frequencies can be changed separately or simultaneously by changing division ratio. Following conditions must be obeyed:

- 1. CCLK must be integral multiple of H1CLK, H0CLK
- 2. The frequency ratio of CCLK and H0CLK can not be 24 and 32
- 3. H0CLK must be equal to MCLK or twice of MCLK
- H0CLK and MCLK must be integral multiple of PCLK.
- 5. H0CLK must be equal to H1CLK or half of H1CLK or 2/3 of H1CLK

### Don't violate this limitation, otherwise unpredictable error may occurs.

In normal mode, if CE bit of CPCCR is 1, changing CDIV, H0DIV, H1DIV, PDIV or MDIV will start a Division Change Sequence immediately. If CE bit of CPCCR is 0, changing CDIV, H1DIV, H0DIV, PDIV or MDIV will not start Division Change Sequence.

### 7.2.7 Change Other Clock Frequencies

The divider of LCD pixel clock (LPCLK), I2S device clock, SSI device clock, MSC device clock and USB clock can be changed by programming LPCDR, I2SCDR, SSICDR, MSCCDR and UDIV, respectively.

Change LPCDR I2SCDR SSICDR MSCCDR and UDIV as following steps:

- 1.3 Stop related devices with clock-gate function. Clock supplies to the devices are stopped.
- 1.3 Change LPCDR, I2SCDR, SSICDR, MSCCDR or UDIV. If CE is 1, clock frequencies are changed immediately. If CE is 0, clock frequencies are not changed until PLL Multiplier Change Sequence is started.
- 1.3 Cancel above clock-gate function.

### 7.2.8 Change Clock Source Selection

USB, I2S device clocks and LCD pix clock can be selected from two sources. Before change clock source, corresponding devices should be stopped using clock-gate function.

- a) When USB clock source is changed (UCS bit of CPCCR), USB clock should be stopped.
- b) When I2S clock source is changed (I2CS bit of CPCCR), AIC should be stopped.
- c) When LCD pix clock source is changed (LSCS LTCS bit of LPCDR), LCD should be stopped

When UCS, I2CS, LTCS bit is changed, clock source is changed immediately.

When PCS of CPPCR is changed, the LCD AIC MSC SSI clock should be stopped When ECS of CPCCR is changed, the UART SADC I2C clock should be stopped.



### 7.2.9 EXCLK Oscillator




Figure 7-2. Oscillating circuit for fundamental mode

To turn on the oscillator, the oscillating circuit must provide the negative resistance (-Re) at least five times the equivalent series resistance (ESR) of the crystal sample. For larger -Re value, faster turn on the crystal. Higher gm provides larger -Re therefore can start-up the crystal with higher ESR for the same load capacitance (CL). However, it's required higher power consumption.

There are two key parameters to turn on oscillator. Which are CL and the maximum ESR at the target frequency. By reducing the CL, the -Re can be increased thus; shorter turn on time can be achieved. However, if CL is too small, the deviation from the target frequency will increase because of the capacitance variation. So, a trade-off relationship between short turn on time and small frequency deviation in deciding CL value. The smaller ESR of the crystal sample will reduce turn on time but the price is higher. The typical CL and ESR values for difference target frequencies are listed in Table 2.

Table 2 Typical CL and the corresponding maximum ESR

Target Frequency (Hz)	2M ~ 3M	3M ~ 6M	6M ~ 10M	10M ~ 20M
CL (pf)	25	20	16	12
Maximum ESR (ohm)	1K	400	100	80

Figure 7-2 shows the oscillating circuit is connected with the oscillator I/O cell. Components feedback resistor (Rf), damping resistor (Rd), C1 and C2 are used to adjust the turn on time, keep stability and accurate of the oscillator.

Rf is used to bias the inverter in the high gain region. It cannot be too low or the loop may not



oscillate. For mega Hertz range applications, Rf of 1Mohm is applied.

Rd is used to increase stability, low power consumption, suppress the gain in high frequency region and also reduce -Re of the oscillator. Thus, proper Rd cannot be too large to cease the loop oscillating.

C1 and C2 are deciding regard to the crystal or resonator CL specification. In the steady state of oscillating, CL is defined as (C1\*C2)/(C1+C2). Actually, the I/O ports, bond pad, and package pin all contribute the parasitic capacitance to C1 and C2. Thus, CL can be rewrite to (C1'\*C2')/(C1'+C2'), where C1'=(C1+Cin,stray) and C2'=(C2+Cout,stray). In this case, the required C1 and C2 will be reduced.

Notice, this oscillating circuit is for parallel resonate but not series resonate. Because C1, C2, Rd and Rf are varying with the crystal specifications; therefore there is no single magic number of all the applications.

# 7.3 Power Manager

In the Low-Power mode, part or whole processor is halted. This will reduce power consumption. The Power Management Controller contains low-power mode control and reset sequence control

#### 7.3.1 Low-Power Modes and Function

The processor supports six low-power modes and function:

#### NORMAL mode

In Normal mode, all peripherals and the basic blocks including power management block, the CPU core, the bus controller, the memory controller, the interrupt controller, DMA, and the external master may operate completely. But, the clock to each peripheral, except the basic blocks, can be stopped selectively by software to reduce the power consumption.

#### DOZE mode

DOZE mode is entered by setting DOZE bit of LCR to 1. In DOZE mode, clock is burst to CPU core and the clock duty is set by DUTY field of LCR. DOZE mode is canceled by reset, interrupt or clearing DOZE bit to 0. Continuous clock is supplied immediately after DOZE mode is canceled. The other Clocks except CCLK run continuously in DOZE mode.

#### IDLE mode

In IDLE mode, the clock to the CPU core is stopped except the bus controller, the memory controller, the interrupt controller, and the power management block. To exit the IDLE mode,



the any interrupts should be activated.

### SLEEP mode

In SLEEP mode, all clocks except RTC clock are disabled. PLL is disabled also. SLEEP mode is canceled by reset or interrupt. When SLEEP mode is canceled, PLL is restarted, the PLL needs clock stabilization time (PLL lock time). This PLL stabilization time is automatically inserted by the internal logic with lock time count register, and all clocks start operating after PLL stability time.

#### CLOCK GATE function

CLOCK GATE function is used to gate specified on-chip module when it is not used. Set specified CLKG0~24 bits in CLKGR will enter specified CLK gate function. CLOCK gate function is canceled by reset or clearing specified CLKGR0~24 to 0.

### 7.3.2 Register Description

All PMC register 32bit access address is physical address.

**Table 7-3 Power/Reset Management Controller Registers Configuration** 

Name	description	RW	Initial Value	Address	Access
					Size
LCR	Low Power Control Register	RW	0x000000F8	0x10000004	32
CLKGR	Clock Gate Register	RW	0x00000000	0x10000020	32
OPCR	Oscillator and Power Control Register	RW	0x00001500	0x10000024	32

### 7.3.2.1 Low Power Control Register

The Low Power Control Register (LCR) is a 32-bit read/write register that controls low-power mode status. It is initialized to 0x000000F8 by any reset.

	LC	R																											<b>0</b> x	100	000	04
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											R	ese	erve	d												D	UT	Y		DOZE	NO	<u> </u>
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0

Bits	Name	Description	RW
31:8	Reserved	Writes to these bits have no effect and always read as 0	R
7:3	DUTY	CPU Clock Duty. Control the CPU clock duty in doze mode. When the	RW
		DUTY field is 0x1F, the clock is always on and when it is zero, the clock is	



		always off. Set the DUTY field to 0 when the CPU will be disabled for an	
		extended amount of time.	
		00000 = 0/31 duty-cycle	
		00001 = 1/31 duty-cycle	
		00010 = 2/31 duty-cycle	
		11111 = 31/31 duty-cycle	
2	DOZE	Doze Mode. Control the doze mode. When doze mode is canceled, this	RW
		bit is cleared to 0 automatically	
		0: Doze mode is off	
		1: Doze mode is on	
1:0	LPM	Low Power Mode. Specifies which low-power mode will be entered when	RW
		SLEEP instruction is executed	
		Bit 1~0:	
		00: IDLE mode will be entered when SLEEP instruction is executed	
		01: SLEEP mode will be entered when SLEEP instruction is executed	
		10: Reserved	
		11: Reserved	

## 7.3.2.2 Clock Gate Register

The Clock Gate Register (CLKGR) is a 32-bit read/write register that controls the CLOCK GATE function of peripherals. It is reset to 0x1FFF129.

CLKGR

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

CLKGR

CLKGR

Bits	Name		Description								
31:29	Reserved	Writes to t	Vrites to these bits have no effect and always read as 0								
28:0	CLKGR	Clock gate	Clock gate Bits. Controls the clock supplies to some peripherals. If set,								
		clock supp	olies to associa	ated devices are stopped, and registers of the							
		device car	nnot be access	sed also							
		Bit	Module	Description							
		24	AUX_CPU	After reset period, the clock is stopped.							
		23	AHB1	After reset period, the clock is stopped.							
		22	IDCT	After reset period, the clock is stopped.							
134		21	DB	After reset period, the clock is stopped.							


Jz4755 Multimedia Application Processor Programming Manual, Revision 1.0



21	DB	After reset period, the clock is stopped.
20	ME	After reset period, the clock is stopped.
19	MC	After reset period, the clock is stopped.
18	TVE	After reset period, the clock is stopped.
17	TSSI	After reset period, the clock is stopped.
16	MSC1	After reset period, the clock is stopped.
15	UART2	After reset period, the clock is stopped.
14	UART1	After reset period, the clock is stopped.
13	IPU	After reset period, the clock is stopped.
12	DMAC	After reset period, the clock is stopped.
11	ВСН	
10	UDC	0: udc_hclk always running, don't stop
		1: Only udc enters suspend mode, udc_hclk
		has been stopped . if the bit is 1 and udc
		doesn't enters suspend mode, udc_hclk
		always runs.
9	LCD	
8	CIM	After reset period, the clock is stopped.
7	SADC	
6	MSC0	
5	AIC	After reset period, the clock is stopped.
4	SSI	
3	I2C	After reset period, the clock is stopped.
2	RTC	
1	TCU	
0	UART0	After reset period, the clock is stopped.

# 7.3.2.3 Oscillator and Power Control Register (OPCR)

The Oscillator and Power Control Register is a 32-bit read/write register that specifies some special controls to oscillator and analog block. It is initialized to 0x00001500 by reset.



Bits	Name	Description	RW
31:16	Reserved	Writes to these bits have no effect and always read as 0	R



15:8	O1ST	EXCLK Oscillator Stabilize Time. This filed specifies the	RW
		EXCLKoscillator stabilize time by unit of 16 RTCCLK periods (oscillator	
		stable time O1ST × 16 / 32768) cycles. It is initialized to H'15.	
7	Reserved		R
6	SPENDN	force UDC phy to enter suspend mode	RW
		0: UDC phy has forced to entered SUSPEND mode	
		1: UDC phy hasn't forced to entered SUSPEND mode	
5	ВРМ	BYPASS MODE	RW
		0: normal mode	
		1: bypass mode	
4	O1SE	EXCLK Oscillator Sleep Mode Enable. This filed controls the state of	RW
		the EXCLK oscillator in Sleep mode.	
		0: EXCLK oscillator is disabled in Sleep mode	
		1: EXCLK oscillator is enabled in Sleep mode	
3	Reserved		R
2	ERCS	EXCLK/512 clock and RTCLK clock selection	RW
		0: select EXCLK/512 division ration clock	
		1: select RTCLK clock	
		the clock only output to CPM INTC SSI TCU etc.	
1:0	Reserved		R



#### 7.3.3 Doze Mode

Firstly, software should set the DUTY bits of LCR. Then set DOZE bit of LCR to 1 to enter doze mode. When slot controller of PMC indicates that the CPU clock's time-slot has expired, CPU is halted but its register contents are retained. During doze mode, program can modify clock duty-cycle according to core resource requirement. Clock control is in increments of approximately 3% (1/31).

Doze is exited by software, interrupt, reset or SLEEP instruction.

#### 7.3.4 IDLE Mode

In normal or mode, when LPM bits in LCR are 0 and SLEEP instruction is executed, the processor enters idle mode. CPU is halted but its register contents are retained All critical application must be finished and peripherals must be configured to generate interrupts when they need CPU attention.

The procedure of entering sleep mode is shown blow:

- Set LPM bits in LCR to 0.
- Executes SLEEP instruction.
- When current operation of CPU core has finished and CPU core is idle, CCLK supply to CPU core is stopped.

IDLE mode is exited by an interrupt (IRQ or on-chip devices) or a reset.



#### 7.3.5 SLEEP Mode

In normal mode, when LPM bits in LCR is 1 and SLEEP instruction is executed, the processor enter SLEEP mode. CPU and on-chip devices are halted, except some wakeup-logic. PLL is shut off. Clock output from CKO pin is also stopped. SDRAM content is preserved by driving into self-refresh state. CPU registers and on-chip devices registers contents are retained

Before enter SLEEP mode, software should ensure that all peripherals are not running. The procedure of entering SLEEP mode is shown blow:

- 1. Set LPM bit in LCR to 1.
- 2. Execute a SLEEP instruction.
- 3. When current access on system bus complete, the arbiter will not grant any following request. EMC will drive SDRAM from auto-refresh mode to self-refresh mode.
- 4. When system bus is idle state and SDRAM is self-refresh mode, internal clock supplies are stopped.

SLEEP mode can be exited by an interrupt (IRQ or on-chip devices), WDT reset or a poweron reset via the RESETP pin.

### 7.4 Reset Control Module


# 7.4.1 Register Description

All RCM register 32bit access address is physical address.

Name	description	RW	Initial Value	Address	Access Size
RSR	Reset Status Register	RW	0x????????	0x10000008	32

### 7.4.1.1 Reset Status Register (RSR)

The Reset Status Register (RSR) is a 32-bit read/write register which records last cause of reset. Each RSR bit is set by a different source of reset. Please refer to Reset Sequence Control for reset sources description.





Bits	Name	Description	RW
31:2	Reserved	Writes to these bits have no effect and always read as 0	R
1	WR	WDT Reset. When a WDT reset is detected, WR is set and remains set	RW
		until software clears it or another reset occurs. This bit can only be written	
		with 0. Write with 1 will be ignored	
		0: WDT reset has not occurred since the last time the software clears this	
		bit	
		1: WDT reset has occurred since the last time the software clears this bit	
0	PR	Power On Reset. When a poweron reset via PRESET pin is detected, PR	RW
		is set and remains set until software clears it or another reset occurs. This	
		bit can only be written with 0. Write with 1 is ignored	
		0: Power on reset has not occurred since the last time the software clears	
		this bit	
		1: Power on reset has occurred since the last time the software clears	
		this bit	

#### 7.4.2 Power On Reset

Power on reset is generated when PRESET pin is driven to low. Internal reset is asserted immediately. All pins return to their reset states. The Power on reset is extended to 40MS

PRESET pin must be held low until power stabilizes and the EXCLK oscillator stabilize. CPU and peripherals are clocked by EXCLK oscillator output directly. PLL is reset to off state. All internal modules are initialized to their predefined reset states.

#### 7.4.3 WDT Reset

WDT reset is generated when WDT overflow. Internal reset is asserted within two RTCCLK cycles. All pins return to their reset states.

Then WDT reset source is cleared because of internal reset. The internal reset is asserted for about 10 milliseconds. CPU and peripherals are clocked by EXCLK oscillator output directly. PLL is reset to off state.



# 8 Real Time Clock

#### 8.1 Overview

The Real-Time Clock (RTC) unit can be operated in either chip main power is on or the main power is down but the RTC power is still on. In this case, the RTC power domain consumes only a few micro watts power.

The RTC contains a 32768Hz oscillator, the real time and alarm logic, and the power down and wakeup control logic

#### 8.1.1 Features

RTC module has following features:

- Embedded 32768Hz oscillator for 32k clock generation with an external 32k crystal
- RTCLK selectable from the oscillator or from the divided clock of EXCLK, so that 32k crystal
  can be absent if the hibernating mode is not needed
- 32-bits second counter
- Programmable and adjustable counter to generate accurate 1 Hz clock
- Alarm interrupt, 1Hz interrupt
- Stand alone power supply, work in hibernating mode
- Power down controller
- Alarm wakeup
- External pin wakeup with up to 2s glitch filter

### 8.1.2 Signal Descriptions

RTC has 5 signal IO pins and 1 power pin. They are listed and described in.

Pin Names	Pin Loc	Ю	IO Cell Char.	Pin Description	Power
RTCLK		ΑI	32768Hz	RTCLK: 32768 clock input or OSC input	$VDD_{RTC}$
RTCLKO		AO		RTCLKO: OSC output	$VDD_{RTC}$
PWRON		AO	~2mA, Open-Draw	PWRON: Power on/off control of main power	VDD <sub>RTC</sub>
WKUP_		ΑI	Schmitt	WKUP_: Wake signal after main power down	$VDD_{RTC}$
PPRST_		ΑI	Schmitt	PPRST_: RTC power on reset and RESET-KEY reset input	$VDD_{RTC}$
VDDRTC		Р		VDDRTC: 3.3V power for RTC and hibernating mode controlling that never power down	-

RTCLK/RTCLKO pins. We have an embedded oscillator for 32768Hz crystal. These two pins
are the crystal XTALI and XTALO connection pins. If an input clock is used instead, please



input it to RTCLKO pin.

If do not use any clock, hibernate mode will be NOT available any more, and the time will lose if power down.

- PWRON pin: this pin is used to control the main power on/off. Output low voltage means on and high-Z means off.
- WKUP\_ pin: hibernating mode wakeup input
- PPRST\_ pin: This pin should be set to low voltage only in two cases
- When RTC power is turned on (so that whole chip is power on)
- A RESET-KEY is pressed

Don't set this pin to low voltage when wakeup from hibernating mode. When entering/exiting to/from hibernating mode (in another word, in main power up/down procedure), please avoid putting both WKUP\_ and PPRST\_ in low voltage. Because the RTC registers, for instance, the second counter and others may be changed.



# 8.2 Register Description

Table 8-1 Registers for real time clock

Name	Description	RW	Reset Value	Address	Access Size
RTCCR	RTC Control Register	RW	0x00000081 <sup>[1][2]</sup>	0x10003000	32
RTCSR	RTC Second Register	RW	0x???????	0x10003004	32
RTCSAR	RTC Second Alarm Register	RW	0x???????	0x10003008	32
RTCGR	RTC Regulator Register	RW	0x0??????	0x1000300C	32

#### Note:

- 1. Unless otherwise stated, the reset value is for PPRST\_ and Hibernating wakeup reset. WDT reset doesn't change the value.
- 2. The reset value can be either of 0x00000081, 0x00000091, 0x00000089, 0x00000099

Table 8-2 Registers for hibernating mode

Name	Description	RW	Reset Value	Address	Access Size
HCR	Hibernate Control Register	RW	0x00000000 <sup>[1]</sup>	0x10003020	32
HWFCR	Wakeup filter counter Register in Hibernate mode	RW	0x0000???0	0x10003024	32
HRCR	Hibernate reset counter Register in Hibernate mode	RW	0x00000??0	0x10003028	32
HWCR	Wakeup control Register in Hibernate mode	RW	0x00000000 <sup>[1]</sup>	0x1000302C	32
HWRSR	Wakeup Status Register in Hibernate mode	RW	0x00000000 <sup>[1]</sup>	0x10003030	32
HSPR	Scratch pattern register	RW	0x???????	0x10003034	32


Note: 1. Unless otherwise stated, the reset value is for PPRST\_ and Hibernating wakeup reset. WDT reset doesn't change the value.

All these registers, include those for real time clock and for hibernating mode control, except otherwise stated, are implemented in RTCLK clock domain. When write to these registers, it needs about 1 ~ 2 RTCLK cycles to actually change the register's value and needs another RTCLK cycle to allow the next write access. A bit RTCCR.WRDY is used to indicate it. When RCR.WRDY is 1, it means the previous write is finished, a right value can be read from the target register, and a new write access can be issued. So before any write access, please make sure RCR.WRDY = 1.



# 8.2.1 RTC Control Register (RTCCR)

RTCCR contains bits to configure the real time clock features. Unless otherwise stated, the reset value is for PPRST\_ and Hibernating wakeup reset. WDT reset doesn't change the value.



Note: 1. These bits are reset in all resets: PPRST\_input pin reset, hibernating reset and WDT reset.

31:7			Description							
	Reserved	Writes to these	bits have no effect and always read as 0	R						
7	WRDY	Write ready flag	g. It is 0 when a write is currently processing and the value	R						
		has not been w	ritten to the writing target register. No write to any RTC							
		registers can b	e issued in this case, or the result is undefined. The read							
		value from the	target register is also undefined. The reading is							
		meaningful and	d another write can be issued when it is 1. Please							
		reference to de	scriptions in 8.2 for some more details. This bit is read							
		only and write t	to it is ignored.							
6	1HZ	1Hz flag. This b	oit is set by hardware once every 1 second through the	RW						
		1Hz pulse if the	e real time clock is enabled (RTCCR.RTCE = 1). This bit							
		can be cleared	by software. Write 1 to this bit is ignored. Writing to this bit							
		takes effect imi	s effect immediately without delay.							
5	1HZIE	1Hz interrupt e	enable. Writing to this bit takes effect immediately without	RW						
		delay.								
		1HZIE	Description							
		0	1Hz interrupt is disabled							
		1	1Hz interrupt is enabled. RTC issues interrupt when							
			1HZ bit is set							
4	AF	Alarm flag. This	s bit is set by hardware when alarm match (RTCSR =	RW						
		RTCSAR) is fo	und and alarm is enabled (RTCCR.AE = 1) and the real							
		time clock is er	nabled (RTCCR.RTCE = 1). This bit can be cleared by							
		software. Write	1 to this bit is ignored. Writing to this bit takes effect							
		immediately.								
3	AIE	Alarm interrupt	enable.	RW						
		AIE	Description							
		0	Alarm interrupt is disabled							
		1	Alarm interrupt is enabled. RTC issues interrupt							
			when AF is set							




2	AE	Ala	arm enable.		RW
			AE	Description	
			0	Alarm function is disabled	
			1	Alarm function is enabled	
1	SELEXC	Th	e divided EX	CLK is selected as RTCLK in rtc-hiber module.	RW
			SELEXC	Description	
			0	OSC32K or RTCLK input clock is selected as	
				RTCLK in rtc-hiber module	
			1	The divided EXCLK is selected as RTCLK in	
				rtc-hiber module	
		NC	TE: If do no	t use any 32Khz clock (either input clock or using crystal),	
		hib	ernate mode	e will be NOT available any more, and the time will lose if	
		po	wer down.		
		CF	M.OPCR.EF	RCS must be 0, when using SELEXC = 1.	
		W	nen the main	chip power down, SELEXC will be 0 in internal circuit, in	
		thi	s time, RTCL	LK will use OSC32K clock	
0	RTCE	Re	al time clock	enable.	RW
			RTCE	Description	
			0	Real time clock function is disabled	
			1	Real time clock function is enabled	



# 8.2.2 RTC Second Register (RTCSR)


RTCSR is a 32-bit width second counter. It can be read and write by software. It is increased by 1 at every 1Hz pulse if the real time clock is enabled (RTCCR.RTCE = 1). When read, it should be read continued more than once and take the value if the adjacent results are the same. RTCSR is not initialized by any reset.





# 8.2.3 RTC Second Alarm Register (RTCSAR)

RTCSAR serves as a second alarm register. Alarm flag (RTCCR.AF) is set to 1 when the RTCSR equals the RTCSAR in the condition of alarm is enabled (RTCCR.AE = 1) and the real time clock is enabled (RTCCR.RTCE = 1). RTCSAR can be read and write by software and is not initialized by any reset.





# 8.2.4 RTC Regulator Register (RTCGR)

RTCGR is serves as the real time clock regulator, which is used to adjust the interval of the 1Hz pulse.

	RT	CG	R																									<b>0</b> x	100	030	0C
Bit	31	30	29 2	28 2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LOCK		Res	erve	ed					AD	JC											ı	NC	1HZ	-						
RS1	- Ո <sup>[1]</sup>	0	0	0	0 0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?


Note: 1. This bit is reset in all resets: PPRST\_ input pin reset, hibernating reset and WDT reset.

Bits	Name			Description		RW					
31	LOCK	Lock bit. T	his t	oit is used to safeguard the validity of the data written ir	nto	RW					
		the RTCGI	RTCGR register. Once it is set, write to RTCGR is ignored. This bit								
		can only be	e set	by software and cleared by (any type of) resets.							
		LOC	LOCK Description								
		0	0 Write to RTCGR is allowed								
		1		Write to RTCGR is forbidden							
30:26	Reserved	Writes to th	rites to these bits have no effect and always read as 0								
25:16	ADJC	This field s	peci	fies how many times it needs to add one 32kHz cycle fo	r	RW					
		the 1Hz pu	ılse i	nterval in every 1024 1Hz pulses. In other word, among							
		every 1024	1 1H:	z pulses, ADJC number of them are trigged in every							
		(NC1HZ+	2) 3	2kHz clock cycles, (1024 – ADJC) number of them are							
		trigged in e	gged in every (NC1HZ + 1) 32kHz clock cycles.								
15:0	NC1HZ	This field s	s field specifies the number plus 1 of the working 32kHz clock cycles								
		are contain	ned ii	n the 1Hz pulse interval. In other word, 1Hz pulse is trigg	ed						
		every (NC1	1HZ	+ 1) 32kHz clock cycles, if RTCGR.ADJC = 0							



# 8.2.5 Hibernate Control Register (HCR)

HCR contains the bit to control the main chip power on/off.




Bits	Name		Description F								
31:1	Reserved	Writes to the	Vrites to these bits have no effect and always read as 0								
0	PD	Power down	Power down or power on bit. Besides writing by CPU, this bit will be set to								
		1 if an unkno	if an unknown reason main power supply off is detected. This bit								
		controls the F	PWRON pin	level. When co-working with some external							
		components,	omponents, this bit is used for power management of this chip. It is								
		supposed wh	supposed when 1 is written to this bit, the main power supply of the chip,								
		except RTC p	ower, will be	e shut down immediately. After this bit is set to 1,							
		all registers i	n RTC modu	ile, except RTCCR.1HZ and RTCCR.1HZIE,							
		cannot be ch	anged by wr	ite access. This bit is cleared by reset pin reset							
		and hibernati	ing reset. Th	e later one is asserted by wakeup procedure.							
		PD	PD PWRON Description								
		0	0 VDDRTC No power down, keep power on								
		1	0 V	Power down enable, turn power off							



# 8.2.6 HIBERNATE mode Wakeup Filter Counter Register (HWFCR)

The HIBERNATE mode Wakeup Filter Counter Register (HWFCR) is a 32-bit read/write register .It filter the glitch generated by a dedicated wakeup pin. The HRCR is initialized by PPRST\_ and WDT reset.




Bits	Name	Description	RW
31:16	Reserved	Writes to these bits have no effect and always read as 0	R
15:5	HWFCR	Wakeup pin effective minimum time in number of 32 RTCLK cycles, used	RW
		as glitch filter logic. Maximum of 2 seconds if the RTCLK is 32768Hz	
4:0	Reserved	Writes to these bits have no effect and always read as 0	R



# 8.2.7 Hibernate Reset Counter Register (HRCR)

The Hibernate Reset Counter Register is a 32-bit read/write register that specifies hibernate reset assertion time. The HRCR is initialized by PPRST\_ and WDT reset




Bits	Name	Description	RW
31:12	Reserved	Writes to these bits have no effect and always read as 0	R
11:5	HRCR	HIBERNATE Reset waiting time. Number of 32 RTCLK cycles. Maximum	RW
		125 ms if the RTCLK is 32768Hz	
4:0	Reserved	Writes to these bits have no effect and always read as 0	R



# 8.2.8 HIBERNATE Wakeup Control Register (HWCR)

The HIBERNATE Wakeup Control Register is a 32-bit read/write register that controls real time clock alarm wake up enable. The reset value is for PPRST\_ and Hibernating wakeup reset. WDT reset doesn't change the value.




Bits	Name	Description		
31:1	Reserved	Writes to these bits have no effect and always read as 0		
0	EALM	RTC Alarm wakeup enable	RW	
		0: disable		
		1: enable		



# 8.2.9 HIBERNATE Wakeup Status Register (HWRSR)

The HIBERNATE Wakeup Status Register is a 32-bit read/write register that reflects wakeup status bits.



Note:


- This reset value only for PPRST\_. It is undefined in case of other resets.
- This reset value only for HRST\_. It is undefined in case of other resets.

Bits	Name	Description				
31:6	Reserved	Writes to these bits have no effect and always read as 0				
5	HR	Hibernate Reset. When a Hibernate reset detected, HR is set and				
		remains set until software clears it or another reset occurs. This bit can				
		only be written with 0. Write with 1 is ignored				
		HR	Description			
		0	Hibernate reset has not occurred since the last time the			
			software clears this bit			
		1	Hibernate reset has occurred since the last time the			
			software clears this bit			
4	PPR	PAD PIN Reset. When a PPRST_ is detected, PPR is set and remains s				
		until software clears it or another reset occurs. This bit can only be writter				
		with 0. Write with 1 is ignored				
		PPR	Description			
		0	PPRST_ reset has not occurred since last time the			
			software clears this bit			
		1	PPRST_ reset has occurred since last time the software			
			clears this bit			
3:2	Reserved	Writes to these bits have no effect and always read as 0				
1	PIN	Wakeup Pin	Status bit. The bit is cleared when chip enters hibernating	RW		
	mode. It is set when exit the hibernating mode by wakeup pin. This					
		only be written with 0. Write with 1 is ignored.				
0	ALM	RTC Alarm Status bit. The bit is cleared when chip enters hibernating mode. It is set when exit the hibernating mode by alarm. This bit can determine the control of the co				
		be written wit	th 0. Write with 1 is ignored.			



### 8.2.10 Hibernate Scratch Pattern Register (HSPR)

This is a scratch register used to hold a pattern. The software can check the pattern is kept to know whether RTC power has ever been down and whether it is needed to setup the real time clock.



Bits	Name	Description	RW
31:0	PAT	The pattern	RW



### 8.3 Time Regulation

Because of the inherent inaccuracy of crystal and other variables, the time counter may be inaccurate. This requires a slight adjustment. The application processor, through the RTCGR, lets you adjust the 1Hz time base to an error of less than 1ppm. Such that if the Hz clock were set to be 1Hz, there would be an error of less than 5 seconds per month.

To determine the value programmed into the RTCGR, you must first measure the output frequency at the oscillator multiplex (approximately 32 kHz) using an accurate time base, such as a frequency counter. This clock is externally visible by selecting the alternate function of GPIO[?]

To gain access to the clock, program this pin as an output and then switch to the alternate function. To trim the clock, divide the output of the oscillator by an integer value and fractional adjust it by periodically deleting clocks from the stream driving this integer divider.

After the true frequency of the oscillator is known, it must be split into integer and fractional portions. The integer portion of the value (minus one) is loaded into the DIV field of the RTCGR.

The fractional part of the adjustment is done by periodically deleting clocks from the clock stream driving the Hz divider. The trim interval period is hardwired to be 1024 1Hz clock cycles (approximately 17 minutes). The number of clocks (represented by ADC field of RTCGR) are deleted from the input clock stream per trim interval. If ADC is programmed to be zero, then no trim operations occur and the RTC is clocked with the raw 32 kHz clock. The relationship between the Hz clock frequency and the nominal 32 kHz clock (f1 and f32K, respectively) is shown in the following equation.

$$f1 = \frac{2^{10} \times (DIV + 1)}{2^{10} \times (DIV + 1) + ADC} \times \frac{f32k}{DIV + 1}$$

f1 = actual frequency of 1Hz clock

f32k = frequency of either 32.768KHz crystal output or 3.6864MHz crystal output further divided down to 32.914KHz



#### 8.3.1 HIBERNATE Mode

First make sure RTCCR.SELEXC is 0.

When Software writes 1 to PD bit of HCR, the system at once enters HIBERNATE mode. The powers of CORE and IO are disconnected by PWRON pin, no power consumption to core and IO. When a wakeup event occurs, the core enters through a hibernate reset. Only CPM wake up logic and RTC is operating in HIBERNATE mode.

#### 8.3.1.1 Procedure to Enter HIBERNATE mode

Before enter HIBERNATE mode, software must complete following steps:

- Finish the current operation and preserve all data to flash
- Configure the wake-up sources properly by configure HWCSR
- Set HIBERNATE MODE (Set PD bit in HCR to 1.)

### 8.3.1.2 Procedure to Wake-up from HIBERNATE mode

- The internal hibernate reset signal will be asserted if one of the wake-up sources is issued.
- Check RSR to determine what caused the reset
- Check PIN/ALM bits of HWCSR in order to know whether or not the power-up is caused by which wake-up from HIBERNATE mode.
- Configure the SDRAM memory controller.
- Recover the data from flash

Note:

### 8.4 Clock select

There could be two clock input to RTC internal clock called rtclk. One is OSC32k clock; the other is EXCLK/512.

The software MUST make sure the RTC run in valid clock configuration.

**Table 8-3 Clock select registers** 

RTCCR.SELEXC	CPM.ERCS	Description	Valid
0	0	RTC use OSC32K clock	OK
0	1		OK
1	0	RTC use EXCLK/512 clock	OK
1	1	RTC will lost clock (Not Valid)	NO






Figure 8-1 RTC clock selection path

#### Changing RTCLK sequence:

- 1. There are both 32KHz crystal and 24Mhz EXCLK crystal connected, so RTCLK input path has 32Khz clock.
  - In this case, there is no need to change internal clock, so do NOT change SELEXC all the time.
- 2. There is no 32KHz crystal connected but only 24Mhz EXCLK crystal connected, so RTCLK input path has no clock.

In this case, should flow the sequence below to change internal clock:

- Set OPCR.ERCS of CPM to 1; close EXCLK/512 to RTC;
- Set CLKGR.RTC of CPM to 1; close PCLK to RTC;
- 3. Set RTCCR.SELEXC to 1; change internal clock to EXCLK/512;
- 4. Wait two clock period of clock;
- 5. Clear OPCR.ERCS of CPM to 0; open EXCLK/512 to RTC;
- 6. Clear CLKGR.RTC of CPM to 0; open PCLK to RTC;
- 7. Configure all RTC registers but RTCCR.SELEXC;
- 8. Check RTCCR.SELEXC == 1;
- 9. IF YES, finish this sequence; IF NO, do step (1) again.

NOTE: If using HIBERNATE mode, MUST have both 32KHz crystal (or input 32Khz clock) and 24Mhz EXCLK crystal connected, or RTC time will be insignificant.



# 9 Interrupt Controller

#### 9.1 Overview

This chapter describes the interrupt controller included in the JZ4XX Processor, explains its modes of operation, and defines its registers. The interrupt controller controls the interrupt sources available to the processor and contains the location of the interrupt source to allow software to determine source of all interrupts. It also determines whether the interrupts cause an IRQ to occur and masks the interrupts.

#### Features:

- Total 32 interrupt sources
- Each interrupt source can be independently enabled
- Priority mechanism to indicate highest priority interrupt
- All the registers are accessed by CPU.
- Unmasked interrupts can wake up the chip in sleep mode.



# 9.2 Register Description

Table 9-1 INTC Register lists the registers of Interrupt Controller. All of these registers are 32bit, and each bit of the register represents or controls one interrupt source that list in Table 9-1 INTC Register.

All INTC register 32bit access address is physical address.

Name	Description	RW	Reset Value	Address	Access Size
ICSR	Interrupt controller Source Register	R	0x00000000	0x10001000	32
ICMR	Interrupt controller Mask Register	RW	0xFFFFFFF	0x10001004	32
ICMSR	Interrupt controller Mask Set Register	W	0x????????	0x10001008	32
ICMCR	Interrupt controller Mask Clear Register	W	0x????????	0x1000100C	32
ICPR	Interrupt controller Pending Register	R	0x00000000	0x10001010	32
ICSSR	Interrupt controller Source Set Register	W	0x00000001	0x13016000	32

**Table 9-1 INTC Register** 

### 9.2.1 Interrupt Controller Source Register (ICSR)

This register contains all the interrupts' status. A "1" indicates that the corresponding interrupt is pending. A "0" indicates that the interrupt is not pending now. The register is read only.


	ICS	R																											0x	100	01	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	COD	IPU	DMA0	DMA1	OGN	ISS	MSC0	MSC1	1CU0	TCU1	TCU2	ISSI	CIM	SADC	ВСН	GPI00	GPI01	GPI02	CPI03	GPI04	GPI05	AIC	UART0	UART1	UART2	RTC	ISC	SFT		Reserved		ETH
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits Of ICSR	Description
0	The corresponding interrupt source is not pending
1	The corresponding interrupt source is pending



### 9.2.2 Interrupt Controller Source Set Register (ICSSR)

Software can write this bit to trigger / clear an interrupt. This register can be read or write Please notice that the interrupt will continue until you set this bit to 1.




Bits Of ICSSR	Description
0	Set software interrupt
1(reset value)	Clear software interrupt

### 9.2.3 Interrupt Controller Mask Register (ICMR)

This register is used to mask the interrupt input sources and defines which active sources are allowed to generate interrupt requests to the processor. Its value can be changed either by writing ICMSR and ICMCR or by writing itself. The masked interrupts are invisible to the processor.






Bits Of ICMR	Description
0	The corresponding interrupt is not masked.
1	The corresponding interrupt is masked

### 9.2.4 Interrupt Controller Mask Set Register (ICMSR)

This register is used to set bits in the interrupt mask register. This register is write only



Bits Of ICMSR	Description
0	ignore
1	Will set the corresponding interrupt mask bit

### 9.2.5 Interrupt Controller Mask Clear Register (ICMCR)

This register is used to clear bits in the interrupt mask register. This register is write only.


	ICN	/ICF	2																										0x	100	010	00C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TCD	IPU	DMA0	DMA1	DGN	ISS	MSC0	MSC1	TCU0	TCU1	TCU2	ISSI	CIM	SADC	ВСН	0OId9	GPI01	GPI02	GPI03	GPI04	GPI05	AIC	UART0	UART1	UART2	RTC	ISC	SFT		Reserved		ЕТН
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits Of ICMCR	Description
0	ignore
1	Will clear the corresponding interrupt mask bit



### 9.2.6 Interrupt Controller Pending Register (ICPR)

This register contains the status of the interrupt sources after masking. This register is read only.



Bits Of ICPR	Description
0	The corresponding interrupt is not active or is masked
1	The corresponding interrupt is active and is not masked to the processor.

**Note**: Reserved bits in ICMR, ICMSR and ICMCR are normal bits to be written into and read out. Reserved bits in ICSR and ICPR are read-only and always 0.



#### 9.3 Software Considerations

The interrupt controller is reflecting the status of interrupts sources in the peripheral .

Software should perform the task - determine the interrupt source from in ICPR. In this chip, pending interrupts have two levels in structure. Interrupting module in the system that contains more than one interrupt sources need software to determine how to service it by reading interrupt status registers within it.

In the interrupt handler, the serviced interrupt source needs to be cleared in the interrupting device. In order to make certain the cleared source request status has been reflected at the corresponding ICPR bit, software should wait enough time before exiting interrupt state.

The procedure is described following:

- 1. Interrupt generated.
- 2. CPU query interrupt sources, saves the current environment and then goes to interrupt common service routine.
- 3. Get ICPR.
- 4. Find the highest priority interrupt and vector it. (The software decides which one has the highest priority).
- 5. Mask the chosen interrupt by writing the register ICMSR.
- 6. Enable the system interrupt to allow the interrupt nesting.(software decided)
- Execute the interrupt handler and unmask it by writing the register ICMCR when exit the handler.
- 8. CPU restores the saved environment and exit the interrupt state.

Note: If you want to use software interrupt, you need to set the SFT bit of the corresponding.



# 10 Timer/Counter Unit

### 10.1 Overview

The TCU (Timer/Counter with PWM output) contains 6 channels of 16-bit programmable timers (timers 0 to 5). They can be used as Timer or PWM.

TCU has the following features:

- There are two modes of TCU for the six channels.
  - TCU1: Channel 0, 3, 4 and 5
  - TCU2: Channel 1 and 2
- Six independent channels, each consisting of
  - Counter
  - Data register (FULL and HALF)
  - Control register
- Independent clock for each counter, selectable by software
  - PCLK, EXTAL and RTCCLK can be used as the clock for counter
  - The division ratio of the clock can be set to 1, 4, 16, 64, 256 and 1024 by software
- FULL interrupt and HALF interrupt can be generated for each channel using the compare data registers
  - Timer 0-5 can be used as PWM (Set the initial signal level)
  - Timer 5 has separated interrupt.
  - Timer 0-4 has one interrupt in common.
  - OST uses interrupt 0, Timer 5 uses interrupt 1, and Timer 0-4 uses interrupt 2.
- The difference between TCU1 and TCU2:
  - TCU1: It cannot work in sleep mode, but operated easily.
  - TCU2: It can work in sleep mode, but operated more complicated than TCU1.

### 10.1.1 Pin Description

#### **Table 10-1 PWM Pins Description**

Name	I/O	Description
PWM [5:0]	Output	PWM channel output signals.



# 10.2 Register Description

In this section, we will describe the registers in timer. Following table lists all the registers definition. All timer register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description	RW	Reset Value	Address	Access Size
TSTR	Timer Status Register	R	0x00000000	0x100020F0	32
TSTSR	Timer Status Set Register	W	0x????????	0x100020F4	32
TSTCR	Timer Status Clear Register	W	0x????????	0x100020F8	32
TSR	Timer STOP Register	R	0x00000000	0x1000201C	32
TSSR	Timer STOP Set Register	W	0x00000000	0x1000202C	32
TSCR	Timer STOP Clear Register	W	0x0000	0x1000203C	32
TER	Timer Counter Enable Register	R	0x0000	0x10002010	16
TESR	Timer Counter Enable Set Register	W	0x????	0x10002014	16
TECR	Timer Counter Enable Clear Register	W	0x????	0x10002018	16
TFR	Timer Flag Register	R	0x003F003F	0x10002020	32
TFSR	Timer Flag Set Register	W	0x????????	0x10002024	32
TFCR	Timer Flag Clear Register	W	0x????????	0x10002028	32
TMR	Timer Mask Register	R	0x00000000	0x10002030	32
TMSR	Timer Mask Set Register	W	0x????????	0x10002034	32
TMCR	Timer Mask Clear Register	W	0x????????	0x10002038	32
TDFR0	Timer Data FULL Register 0	RW	0x????	0x10002040	16
TDHR0	Timer Data HALF Register 0	RW	0x????	0x10002044	16
TCNT0	Timer Counter 0	RW	0x????	0x10002048	16
TCSR0	Timer Control Register 0	RW	0x0000	0x1000204C	16
TDFR1	Timer Data FULL Register 1	RW	0x????	0x10002050	16
TDHR1	Timer Data HALF Register 1	RW	0x????	0x10002054	16
TCNT1	Timer Counter 1	RW	0x????	0x10002058	16
TCSR1	Timer Control Register 1	RW	0x0000	0x1000205C	16
TDFR2	Timer Data FULL Register 2	RW	0x????	0x10002060	16
TDHR2	Timer Data HALF Register 2	RW	0x????	0x10002064	16
TCNT2	Timer Counter 2	RW	0x????	0x10002068	16
TCSR2	Timer Control Register 2	RW	0x0000	0x1000206C	16
TDFR3	Timer Data FULL Register 3	RW	0x????	0x10002070	16
TDHR3	Timer Data HALF Register 3	RW	0x????	0x10002074	16
TCNT3	Timer Counter 3	RW	0x????	0x10002078	16
TCSR3	Timer Control Register 3	RW	0x0000	0x1000207C	16
TDFR4	Timer Data FULL Register 4	RW	0x????	0x10002080	16
TDHR4	Timer Data HALF Register 4	RW	0x????	0x10002084	16
TCNT4	Timer Counter 4	RW	0x????	0x10002088	16



TCSR4	Timer Control Register 4	RW	0x0000	0x1000208C	16
TDFR5	Timer Data FULL Register 5	RW	0x????	0x10002090	16
TDHR5	Timer Data HALF Register 5	RW	0x????	0x10002094	16
TCNT5	Timer Counter 5	RW	0x????	0x10002098	16
TCSR5	Timer Control Register 5	RW	0x0000	0x1000209C	16



# 10.2.1 Timer Control Register (TCSR)

The TCSR is a 16-bit read/write register. It contains the control bits for each channel. It is initialized to 0x00 by any reset.

TCSR0, TCSR1, TCSR2, 0x1000204C, 0x1000205C, 0x1000206C, 0x1000207C, 0x1000208C, 0x1000209C TCSR3, TCSR4, TCSR5 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit PRESCALE W. Ш H, CLRZ SD EXT RTC 0 0 0 0 0 0 **RST** 

Bits	Name		Description I											
15:11	Reserved	These bits	always re	ad 0, and	written are ignored.	R								
10	CLRZ	Clear cour	iter to 0. It	is only us	ed in TCU2 mode.	RW								
		Writing 1 to	o this bit w	ill clear th	e counter to 0. When the counter is									
		finished se	etting to 0,	it will be c	cleared by hardware.									
		Writing 0 to	riting 0 to this bit will be ignored.											
9	SD	Shut Dowr	Shut Down (SD) the PWM output. It is only used in TCU1 mode.											
		0: Gracefu	: Graceful shutdown											
		1: Abrupt s	shutdown											
		Graceful s	hutdown: 7	Γhe outpu	t level for PWM output will keep the									
		level after	vel after the comparison match of FULL.											
		Abrupt shu	brupt shutdown: The output level for PWM output will keep the level.											
8	INITL	Selects an	Selects an initial output level for PWM output.											
		1: High												
		0: Low												
7	PWM_EN	PWM outp	ut pin cont	trol bit		RW								
		1: PWM pi	n output e	nable										
		0: PWM pi	n output di	isable, an	d the PWM pin will be set to the initial									
		level accor	ding to IN	ITL.										
6	Reserved	These bits	always re	ad 0, and	written are ignored.	R								
5:3	PRESCALE	These bits	select the	TCNT co	unt clock frequency. Don't change this	RW								
		field when	the chann	el is runni	ing									
		Bit 2	Bit1	Bit 0	Description									
		0	0	0	Internal clock: CLK/1									
		0	0	1	Internal clock: CLK/4									
		0	1	0	Internal clock: CLK/16									
		0	0 1 1 Internal clock: CLK/64											
		1	0	0	Internal clock: CLK/256									
		1	1 0 1 Internal clock: CLK/1024											



		110~111	Reserved								
2	EXT_EN	Select EXTAL as the timer cloc	elect EXTAL as the timer clock input.								
		1: Enable	Enable								
		0: Disable	Disable								
1	RTC_EN	Select RTCCLK as the timer clo	Select RTCCLK as the timer clock input.								
		1: Enable									
		0: Disable									
0	PCK_EN	Select PCLK as the timer clock	input.	RW							
		1: Enable	Enable								
		D: Disable									


#### Note:

The input clock of timer and the PCLK should keep to the rules as follows:

Input clock of timer: IN_CLK	Clock generated from the frequency divider
	(PRESCALE): DIV_CLK
PCK_EN == 0, RTC_EN == 1 and EXT_EN == 0	$f_{DIV\_CLK} < \frac{1}{2} f_{PCLK}$
(IN_CLK = RTCCLK)	
PCK_EN == 0, RTC_EN == 0 and EXT_EN == 1	f <sub>DIV_CLK</sub> < ½ f <sub>PCLK</sub>
(IN_CLK = EXTAL)	
PCK_EN == 1, RTC_EN == 0 and EXT_EN == 0	ANY
(IN_CLK = PCLK)	

### 10.2.2 Timer Data FULL Register (TDFR)


The comparison data FULL registers TDFR is used to store the data to be compared with the content of the up-counter TCNT. This register can be directly read and written. (Default: indeterminate) But it is not suggested changing when counter is working in TCU2 mode.



### 10.2.3 Timer Data HALF Register (TDHR)

The comparison data HALF registers TDHR is used to store the data to be compared with the content of the up-counter TCNT. This register can be directly read and written. (Default: indeterminate) But it is not suggested changing when counter is working in TCU2 mode.






### 10.2.4 Timer Counter (TCNT)

TCNT is a 16-bit read/write register. The up-counter TCNT can be reset to 0 by software and counts up using the prescaler output clock. When TCNT count up to equal to TDFR, it will reset to 0 and continue to count up.

TCU1: The counter data can be read out at any time. The data can be written at any time. This makes it possible to change the interrupt and/or clock output cycles temporarily. (Default: indeterminate)


TCU2: The counter data can be read out at any time, but you should read TSTR.REALn to check whether the data is real data or not. The data can only be written before counter is started, and the counter clock is pclk. But it can be cleared to 0 by setting TCSR.CLRZ to 1, and if the counter is really cleared, TCSR.CLRZ will be set to 0 by hardware.



#### 10.2.5 Timer Counter Enable Register (TER)

The TER is a 16-bit read-only register. It contains the counter enable control bits for each channel. It is initialized to 0x0000 by any reset. It can only be set by register TESR and TECR. Since the timer enable control bits are located in the same addresses, two or more timers can be started at the same time.






Bits	Name	Description	RW
15	OSTEN	Enable the counter in OST.	
		1: Begin counting up	
		0: Stop counting up	
14:6	Reserved	These bits always read 0, and written are ignored.	R
5	TCEN 5	Enable the counter in timer 5.	R
		1: Begin counting up	
		0: Stop counting up	
4	TCEN 4	Enable the counter in timer 4.	R
		1: Begin counting up	
		0: Stop counting up	
3	TCEN 3	Enable the counter in timer 3.	R
		1: Begin counting up	
		0: Stop counting up	
2	TCEN 2	Enable the counter in timer 2.	R
		1: Begin counting up	
		0: Stop counting up	
1	TCEN 1	Enable the counter in timer 1.	R
		1: Begin counting up	
		0: Stop counting up	
0	TCEN 0	Enable the counter in timer 0.	R
		1: Begin counting up	
		0: Stop counting up	

# 10.2.6 Timer Counter Enable Set Register (TESR)

The TCCSR is a 32-bit write-only register. It contains the counter enable set bits for each channel. Since the timer enable control set bits are located in the same addresses, two or more timers can be started at the same time.






Bits	Name	Description	RW
15	OSTST	Set OSTEN bit of TER.	W
		1: Set OSTEN bit to 1	
		0: Ignore	
14:6	Reserved	These bits always read 0, and written are ignored.	W
5	TCST 5	Set TCEN 5 bit of TER.	W
		1: Set TCEN 5 bit to 1	
		0: Ignore	
4	TCST 4	Set TCEN 4 bit of TER.	W
		1: Set TCEN 4 bit to 1	
		0: Ignore	
3	TCST 3	Set TCEN 3 bit of TER.	W
		1: Set TCEN 3 bit to 1	
		0: Ignore	
2	TCST 2	Set TCEN 2 bit of TER.	W
		1: Set TCEN 2 bit to 1	
		0: Ignore	
1	TCST 1	Set TCEN 1 bit of TER.	W
		1: Set TCEN 1 bit to 1	
		0: Ignore	
0	TCST 0	Set TCEN 0 bit of TER.	W
		1: Set TCEN 0 bit to 1	
		0: Ignore	

# 10.2.7 Timer Counter Enable Clear Register (TECR)

The TECR is a 32-bit write-only register. It contains the counter enable clear bits for each channel. Since the timer enable clear bits are located in the same addresses, two or more timers can be stop at the same time.





Bits	Name	Description	RW
15	OSTCL	Set OSTEN bit of TER.	W
		1: Set OSTEN 5 bit to 0	
		0: Ignore	
14:6	Reserved	These bits always read 0, and written are ignored.	W
5	TCCL 5	Set TCEN 5 bit of TER.	W
		1: Set TCEN 5 bit to 0	
		0: Ignore	
4	TCCL 4	Set TCEN 4 bit of TER.	W
		1: Set TCEN 4 bit to 0	
		0: Ignore	
3	TCCL 3	Set TCEN 3 bit of TER.	W
		1: Set TCEN 3 bit to 0	
		0: Ignore	
2	TCCL 2	Set TCEN 2 bit of TER.	W
		1: Set TCEN 2 bit to 0	
		0: Ignore	
1	TCCL 1	Set TCEN 1 bit of TER.	W
		1: Set TCEN 1 bit to 0	
		0: Ignore	
0	TCCL 0	Set TCEN 0 bit of TER.	W
		1: Set TCEN 0 bit to 0	
		0: Ignore	

# 10.2.8 Timer Flag Register (TFR)

The TFR is a 32-bit read-only register. It contains the comparison match flag bits for all the channels. It can also be set by register TFSR and TFCR. It is initialized to 0x00000000 by any reset.



	TFF	₹																											0x1	000	202	20
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Doynoad						HFLAG 5	HFLAG 4	HFLAG 3	HFLAG 2	HFLAG 1	HFLAG 0	OSTFLAG					Reserved					FFLAG 5	FFLAG 4	FFLAG 3	FFLAG 2	FFLAG 1	FFLAG 0
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:22	Reserved	These bits always read 0, and written are ignored.	R
21:16	HFLAG 5~0	HALF comparison match flag. (TCNT = TDHR)	R
		1: Comparison match	
		0: Comparison not match	
15	OSTFLAG	OST comparison match flag. (OSTCNT = OSTDR)	R
		1: Comparison match	
		0: Comparison not match	
14:6	Reserved	These bits always read 0, and written are ignored.	R
5:0	FFLAG 5~0	FULL comparison match flag. (TCNT = TDFR)	R
		1: Comparison match	
		0: Comparison not match	

# 10.2.9 Timer Flag Set Register (TFSR)

The TFSR is a 32-bit write-only register. It contains the comparison match flag set bits for all the channels.

	TFS	SR																											0x1	000	20	24
Bit	31	30	29	28	27	26	25	24	23 2	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					poracoo	אפספו אפר					HFST 5	HFST 4	HFST 3	HFST 2	HFST 1	HFST 0	OSTFST					Reserved					FFST 5	FFST 4	FFST 3	FFST 2	FFST 1	FFST 0
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?


Bits	Name	Description	RW
31:22	Reserved	-	-
21:16	HFST 5~0	Set HFLAG n bit of TFR.	W
		1: Set HFLAG n bit to 1	
		0: Ignore	
15	OSTFST	Set OSTFLAG n bit of TFR.	W



		1: Set OSTFLAG n bit to 1	
		0: Ignore	
14:6	Reserved	-	-
5:0	FFST 5~0	Set FFLAG n bit of TFR.	W
		1: Set FFLAG n bit to 1	
		0: Ignore	

### 10.2.10 Timer Flag Clear Register (TFCR)

The TFCR is a 32-bit write-only register. It contains the comparison match flag clear bits for all the channels.



Bits	Name	Description	RW
31:22	Reserved	-	-
21:16	HFCL 5~0	Set HFLAG n bit of TFR.	W
		1: Set FFLAG n bit to 0	
		0: Ignore	
15	OSTFCL	Set OSTFLAG n bit of TFR.	W
		1: Set OSTFLAG n bit to 0	
		0: Ignore	
14:6	Reserved	-	-
5:0	FFCL 5~0	Set FFLAG n bit of TFR.	W
		1: Set FFLAG n bit to 0	
		0: Ignore	

### 10.2.11 Timer Mast Register (TMR)

The TMR is a 32-bit read-only register. It contains the comparison match flag bits for all the channels. It is initialized to 0x003F003F by any reset. It can only be set by register TMSR and TMCR.

TMR

8th 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



						אבאפו אפח					HMASK 5	HMASK 4	HMASK 3	HMASK 2	HMASK 1	HMASK 0	OSTMASK					Reserved					FMASK 5	FMASK 4	FMASK 3	FMASK 2	FMASK 1	FMASK 0
RST	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Bits	Name	Description	RW
31:22	Reserved	These bits always read 0, and written are ignored.	R
21:16	HMASK 5~0	HALF comparison match interrupt mask.	R
		1: Comparison match interrupt mask	
		0: Comparison match interrupt not mask	
15	OSTMASK	OST comparison match interrupt mask.	R
		1: Comparison match interrupt mask	
		0: Comparison match interrupt not mask	
14:6	Reserved	These bits always read 0, and written are ignored.	R
5:0	FMASK 5~0	FULL comparison match interrupt mask.	R
		1: Comparison match interrupt mask	
		0: Comparison match interrupt not mask	

# 10.2.12 Timer Mask Set Register (TMSR)

The TMSR is a 32-bit write-only register. It contains the comparison match flag set bits for all the channels.

	TM	SR																											0x1	000	20:	34
Bit	31	30	29	28	27	26	25	24	23 2	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					70000	מפוע					HMST 5	HMST 4	HMST 3	HMST 2	HMST 1	HMST 0	OSTMST					Reserved					FMST 5	FMST 4	FMST 3	FMST 2	FMST 1	FMST 0
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?


Bits	Name	Description	RW
31:22	Reserved	-	-
21:16	HMST 5~0	Set HMASK n bit of TMR.	W
		1: Set HMASK n bit to 1	
		0: Ignore	
15	OSTMST	Set OSTMASK n bit of TMR.	W
		1: Set OSTMASK n bit to 1	
		0: Ignore	
14:6	Reserved	-	-
5:0	FMST 5~0	Set FMASK n bit of TMR.	W



	1: Set FMASK n bit to 1	
	0: Ignore	

### 10.2.13 Timer Mask Clear Register (TMCR)

The TMCR is a 32-bit write-only register. It contains the comparison match flag clear bits for all the channels.




Bits	Name	Description	RW
31:22	Reserved	-	-
21:16	HMCL 5~0	Set HMASK n bit of TMR.	W
		1: Set HMASK n bit to 0	
		0: Ignore	
15	OSTMCL	Set OSTMASK n bit of TMR.	W
		1: Set OSTMASK n bit to 0	
		0: Ignore	
14:6	Reserved	-	-
5:0	FMCL 5~0	Set FMASK n bit of TMR.	W
		1: Set FMASK n bit to 0	
		0: Ignore	

### 10.2.14 Timer Stop Register (TSR)

The TSR is a 32-bit read-only register. It contains the timer stop control bits for each channel, WDT and OST. It is initialized to 0x00000000 by any reset. It can only be set by register TSSR and TSCR. If set, clock supplies to timer n / WDT / OST is stopped, and registers of the timer / WDT / OST cannot be accessed also.







Bits	Name	Description	RW
31:17	Reserved	These bits always read 0, and written are ignored.	R
16	WDTS	1: The clock supplies to WDT is stopped.	R
		0: The clock supplies to WDT is supplied.	
15	OSTS	1: The clock supplies to OST is stopped.	R
		0: The clock supplies to OST is supplied.	
14:6	Reserved	These bits always read 0, and written are ignored.	R
5	STOP 5	1: The clock supplies to timer 5 is stopped.	R
		0: The clock supplies to timer 5 is supplied.	
4	STOP 4	1: The clock supplies to timer 4 is stopped.	R
		0: The clock supplies to timer 4 is supplied.	
3	STOP 3	1: The clock supplies to timer 3 is stopped.	R
		0: The clock supplies to timer 3 is supplied.	
2	STOP 2	1: The clock supplies to timer 2 is stopped.	R
		0: The clock supplies to timer 2 is supplied.	
1	STOP 1	1: The clock supplies to timer 1 is stopped.	R
	_	0: The clock supplies to timer 1 is supplied.	
0	STOP 0	1: The clock supplies to timer 0 is stopped.	R
		0: The clock supplies to timer 0 is supplied.	

# 10.2.15 Timer Stop Set Register (TSSR)

The TCSR is an 32-bit write-only register. It contains the timer stop set bits for each channel, WDT and OST. Since the timer stop control set bits are located in the same addresses, two or more timers can be started at the same time.

	TS	SR																											<b>0</b> x	100	020	2C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Res	serv	/ed							WDTSS	OSTSS			ı	Res	erv	ed				STPS 5	STPS 4	STPS 3	STPS 2	STPS 1	STPS 0
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?


Bits	Name	Description	RW
31:17	Reserved		-



16	WDTSS	Set WDTS bit of TSR.	W
		1: Set WDTS bit to 1	
		0: Ignore	
15	OSTSS	Set OSTS bit of TSR.	W
		1: Set OSTS bit to 1	
		0: Ignore	
14:6	Reserved	-	-
5	STPS 5	Set STOP 5 bit of TSR.	W
		1: Set STOP 5 bit to 1	
		0: Ignore	
4	STPS 4	Set STOP 4 bit of TSR.	W
		1: Set STOP 4 bit to 1	
		0: Ignore	
3	STPS 3	Set STOP 3 bit of TSR.	W
		1: Set STOP 3 bit to 1	
		0: Ignore	
2	STPS 2	Set STOP 2 bit of TSR.	W
		1: Set STOP 2 bit to 1	
		0: Ignore	
1	STPS 1	Set STOP 1 bit of SR.	W
		1: Set STOP 1 bit to 1	
		0: Ignore	
0	STPS 0	Set STOP 0 bit of TSR.	W
		1: Set STOP 0 bit to 1	
		0: Ignore	

### 10.2.16 Timer Stop Clear Register (TSCR)

The TSCR is an 32-bit write-only register. It contains the timer stop clear bits for each channel, WDT and OST. Since the timer stop clear bits are located in the same addresses, two or more timers can be stop at the same time.



Bits	Name	Description	RW
31:17	Reserved	-	-



16	WDTSC	Set WDTS bit of TSR.	W
		1: Set WDTS bit to 0	
		0: Ignore	
15	OSTSC	Set OSTS bit of TSR.	W
		1: Set OSTS bit to 0	
		0: Ignore	
14:6	Reserved	-	-
5	STPC 5	Set STOP 5 bit of TSR.	W
		1: Set STOP 5 bit to 0	
		0: Ignore	
4	STPC 4	Set STOP 4 bit of TSR.	W
		1: Set STOP 4 bit to 0	
		0: Ignore	
3	STPC 3	Set STOP 3 bit of TSR.	W
		1: Set STOP 3 bit to 0	
		0: Ignore	
2	STPC 2	Set STOP 2 bit of TSR.	W
		1: Set STOP 2 bit to 0	
		0: Ignore	
1	STPC 1	Set STOP 1 bit of TSR.	W
		1: Set STOP 1 bit to 0	
		0: Ignore	
0	STPC 0	Set STOP 0 bit of TSR.	W
		1: Set STOP 0 bit to 0	
		0: Ignore	

# 10.2.17 Timer Status Register (TSTR)

The TSTR is a 32-bit read-only register. It contains the status of channel in TCU2 mode. The register can be written by setting register TSTSR and TSTCR.

	TSI	₹																											<b>0</b> x	100	020	F0
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ı	Res	erv	ed						REAL2	REAL 1						R	(ese	erve	ed						BUSY 2	BUSY 1	Reserved
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:29	Reserved	These bits always read 0, and written are ignored.	R
18	REAL 2	1: The value read from counter 2 is a real value.	R
		0: The value read from counter 2 is a false value.	



17	REAL 1	1: The value read from counter 1 is a real value.	R
		0: The value read from counter 1 is a false value.	
16:3	Reserved	These bits always read 0, and written are ignored.	R
2	BUSY 2	1: The counter 2 is busy now.	R
		0: The counter 2 is ready now.	
1	BUSY 1	1: The counter 1 is busy now.	R
		0: The counter 1 is ready now.	
0	Reserved	These bits always read 0, and written are ignored.	R

# 10.2.18 Timer Status Set Register (TSTSR)

The TSTSR is a 32-bit write-only register. It contains the timer status set bits for each channel.

	TS	ΓSF	R																										<b>0</b> x	100	020	F4
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ı	Res	erv	ed						REALS 5	REALS 4						R	Rese	erve	d						BUSYS 5	BUSYS 4	Reserved
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:19	Reserved	These bits always read 0, and written are ignored.	R
18	REALS 2	Set REAL 2 bit of TSTR.	R
		1: Set REAL 2 bit to 1	
		0: Ignore	
17	REALS 1	Set REAL 1 bit of TSTR.	R
		1: Set REAL 1 bit to 1	
		0: Ignore	
16:3	Reserved	These bits always read 0, and written are ignored.	R
2	BUSYS 2	Set BUSY 2 bit of TSTR.	R
		1: Set BUSY 2 bit to 1	
		0: Ignore	
1	BUSYS 1	Set BUSY 1 bit of TSTR.	R
		1: Set BUSY 1 bit to 1	
		0: Ignore	
0	Reserved	These bits always read 0, and written are ignored.	R



### 10.2.19 Timer Status Clear Register (TSTCR)

The TSTCR is a 32-bit write-only register. It contains the timer status clear bits for each channel.

	TS	ГСБ	?																										0x	100	020	F8
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ı	Res	erv	ed						REALC 5	REALC 4						R	lese	erve	ed						BUSYC 5	BUSYC 4	Reserved
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:19	Reserved	These bits always read 0, and written are ignored.	R
18	REALC 2	Clear REAL 2 bit of TSTR.	R
		1: Clear REAL 2 bit to 1	
		0: Ignore	
17	REALC 1	Clear REAL 1 bit of TSTR.	R
		1: Clear REAL 1 bit to 1	
		0: Ignore	
16:3	Reserved	These bits always read 0, and written are ignored.	R
2	BUSYC 2	Clear BUSY 2 bit of TSTR.	R
		1: Clear BUSY 2 bit to 1	
		0: Ignore	
1	BUSYC 1	Clear BUSY 1 bit of TSTR.	R
		1: Clear BUSY 1 bit to 1	
		0: Ignore	
0	Reserved	These bits always read 0, and written are ignored.	R

### 10.3 Operation

### 10.3.1 Basic Operation in TCU1 Mode

The value of TDFR should be bigger than TDHR, and the minimum settings are TDHR = 0 and TDFR = 1. In this case, the timer output clock cycle is the input clock × 1/2. If TDHR > TDFR, no comparison TFHR signal is generated.

Before the timer counter begin to count up, we need to do as follows:

If you want to use PWM you should set TCSR.PWM\_EN to be 0 before you initial TCU.

- Initial the configuration.
- Writing TCSR.INITL to initialize PWM output level.
- Writing TCSR.SD to setting the shutdown mode (Abrupt shutdown or Graceful shutdown).
- Writing TCSR.PRESCALE to set TCNT count clock frequency.
- Setting TCNT, TDHR and TDFR.



- Enable the clock.
- Writing TCSR.PWM EN to set whether enable PWM or disable PWM.
- Writing TCSR.EXT\_EN, TCSR.RTC\_EN or TCSR.PCK\_EN to 1 to select the input clock and enable the input clock. Only one of TCSR.EXT\_EN, TCSR.RTC\_EN and TCSR.PCK\_EN can be set to 1.

After initialize the register of timer, we should start the counter as follows:

Enable the counterSetting the TESR.TCST bit to 1 to enable the TCNT.

Note: The input clock and PCLK should follows the rules advanced before.

### 10.3.2 Disable and Shutdown Operation in TCU1 Mode

1. Setting the TECR.TCCL bit to 1 to disable the TCNT.

### 10.3.3 Basic Operation in TCU2 Mode

The value of TDFR should be bigger than TDHR, and the minimum settings are TDHR = 0 and TDFR = 1. In this case, the timer output clock cycle is the input clock  $\times$  1/2. If TDHR > TDFR, no comparison TFHR signal is generated.

Initial state is that TCSR.PRESCALE=0, TCSR.PWM EN=0 and TCENR=0.

- Reset the TCU.
  - a) Writing TCSR.PCK EN to 1 to select pclk as the input clock.
  - b) Set TCSR.CLRZ to 1 to clear TCNT or set TCNT to an initial value.
  - c) Writing TCSR.PCK\_EN to 0 to close the input clock.
- 2. Initial the configuration.
  - Setting TDHR and TDFR.
  - Writing TCSR.INITL to initialize PWM output level (if used PWM).
  - Writing TCSR.PRESCALE to set TCNT count clock frequency.
  - d) Writing TCSR.EXT\_EN, TCSR.RTC\_EN or TCSR.PCK\_EN to 1 to select the input clock and enable the input clock. Only one of TCSR.EXT\_EN, TCSR.RTC\_EN and TCSR.PCK EN can be set to 1.
  - Writing TCSR.PWM\_EN to set whether enable PWM or disable PWM.

After initialize the register of timer, we should start the counter as follows:

2. Setting the TESR.TCST bit to 1 to enable the TCNT.

Note:



You can clear the counter when counter is working.

- a) Set TCSR.CLRZ to 1 to clear TCNT.
- b) Wait till TSTR.BUSY = 0, that is the counter have been cleared.

You can enable PWM or disable PWM the counter when counter is working.

- c) Set TCSR.PWM EN to 1 to enable PWM.
- d) Set TCSR.PWM EN to 0 to disable PWM.

### 10.3.4 Disable and Shutdown Operation in TCU2 Mode

- 1. Writing TCSR.PWM\_EN to 0 to disable PWM.
- 2. Setting the TECR.TCCL bit to 1 to disable the TCNT.
- 3. Wait till TSTR.BUSY = 0, that is the reset of counter is finished.

#### 10.3.5 Read Counter in TCU2 Mode

If you want to read the data from register TCNT when the TCU is working, you can check TSTR.REAL whether it is good or not. It is suggested that:

- (1) If TSTR.REAL==1, the data read is available.
- (2) If TSTR.REAL==0, reread the counter till TSTR.REAL==1, the data read is available.
- If TSTR.REAL is always 0, you can read some data, and lose some data that is quick different from the others. Then choose a data from them as the available data.

#### Note:


It suggested that (1), (2) is often used when the counter clock is very slow.

It suggested that (3) is often used when the counter clock is very fast.

### 10.3.6 Pulse Width Modulator (PWM)

Timer 0~5 can be used as Pulse Width Modulator (PWM). The PWM can be used to control the back light inverter or adjust bright or contrast of LCD panel.

FULL comparison match signal and HALF comparison match signal can determine an attribute of the PWM\_OUT waveform. FULL comparison match signal specifies the clock cycle for the PWM module clock. HALF comparison match signal specifies the duty ratio for the PWM module clock.





# 11 Operating System Timer

### 11.1 Overview

The OST (Operating System Timer) contains one 32-bit programmable timer. It can be used ad operating system timer.

OST has the following features:

- OST includes:
  - 32-bit Counter
  - 32-bit Compare Data Register
  - Control Register
- Independent clock for each counter, selectable by software
  - PCLK, EXTAL and RTCCLK can be used as the clock for counter
  - The division ratio of the clock can be set to 1, 4, 16, 64, 256 and 1024 by software
- Match interrupt can be generated for OST using the compare data registers
  - Interrupt flag and interrupt mask is same with TCU in TCU spec.




### 11.2 Register Description

In this section, we will describe the registers in OST. Following table lists all the registers definition. All OST register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description	RW	Reset Value	Address	Access
					Size
OSTDR	Operating System Timer Data Register	RW	0x????????	0x100020e0	32
OSTCNT	Operating System Timer Counter	RW	0x????????	0x100020e8	32
OSTCSR	Operating System Timer Control Register	RW	0x0000	0x100020ec	16

### 11.2.1 Operating System Control Register (OSTCSR)

The TCSR is a 16-bit read/write register. It contains the control bits for OST. It is initialized to 0x00 by any reset.



Bits	Name	Description  Counter mode choose bit.											
15	CNT_MD	Counter m	ode choos	e bit.									
		0: When th	ne value co	ounter is e	equal to compare value, the counter will								
		be cleared	, and incre	ease from	0.								
		1: When th	ne value co	ounter is e	equal to compare value, the counter will								
		go on incre	easing till o	overflow, a	and then increase from 0.								
14:6	Reserved	These bits	ese bits always read 0, and written are ignored.										
9	SD	Shut Dowr	nut Down (SD) the PWM output. It is only used in TCU1 mode.										
		0: Gracefu	Graceful shutdown (only used when CNT_MD = 0)										
		1: Abrupt s	shutdown										
5:3	PRESCALE	These bits	select the	TCNT co	ount clock frequency.	RW							
		Bit 2	Bit1	Bit 0	Description								
		0	0	0	Internal clock: CLK/1								
		0	0 0 1 Internal clock: CLK/4										
		0	1	0	Internal clock: CLK/16								
		0	1	1	Internal clock: CLK/64								
		1	1 0 0 Internal clock: CLK/256										



		1	0	1	Internal clock: CLK/1024							
		110~111			Reserved							
2	EXT_EN	Select EXT	AL as the	timer cloc	k input.	RW						
		1: Enable	able									
		0: Disable	isable									
1	RTC_EN	Select RT0	ect RTCCLK as the timer clock input.									
		1: Enable										
		0: Disable										
0	PCK_EN	Select PCL	elect PCLK as the timer clock input.									
		1: Enable										
		0: Disable	: Disable									


#### Note:

The input clock of timer and the PCLK should keep to the rules as follows:

Input clock of timer: IN_CLK	Clock generated from the frequency divider (PRESCALE): DIV_CLK
PCK_EN == 0, RTC_EN == 1 and EXT_EN == 0 (IN_CLK = RTCCLK)	$f_{DIV\_CLK} < \frac{1}{2} f_{PCLK}$
PCK_EN == 0, RTC_EN == 0 and EXT_EN == 1 (IN_CLK = EXTAL)	$f_{\text{DIV\_CLK}} < \frac{1}{2} f_{\text{PCLK}}$
PCK_EN == 1, RTC_EN == 0 and EXT_EN == 0 (IN_CLK = PCLK)	ANY

### 11.2.2 Operating System Timer Data Register (OSTDR)

The operating system timer data register OSTDR is used to store the data to be compared with the content of the operating system timer up-counter OSTCNT. This register can be directly read and written. (Default: indeterminate)



### 11.2.3 Operating System Timer Counter (OSTCNT)

The operating system timer counter (OSTCNT) is a 32-bit read/write counter. The up-counter OSTCNT can be set by software and counts up using the prescaler output clock. The data can be read out at any time. The counter data can be written at any time. (Default: indeterminate)



	OSTCNT																0x100020e8															
Bit	31	30	29	28 2	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OSTCNT																															
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?



### 11.3 Operation

### 11.3.1 Basic Operation

Before the timer counter begin to count up, we need to do as follows:

- 1. Initial the configuration.
  - Writing TCSR.SD to setting the shutdown mode (Abrupt shutdown or Graceful shutdown).
  - Writing OSTCSR.PRESCALE to set OSTCNT count clock frequency.
  - Setting OSTCNT and OSTDR.
- Enable the clock.

Writing OSTCSR.EXT\_EN, OSTCSR.RTC\_EN or OSTCSR.PCK\_EN to 1 to select the input clock and enable the input clock. Only one of OSTCSR.EXT\_EN, OSTCSR.RTC\_EN and OSTCSR.PCK\_EN can be set to 1.

After initialize the register of timer, we should start the counter as follows:

Enable the counter Setting the TESR.OSTCST bit to 1 to enable the OSTCNT.

Note: The input clock and PCLK should follows the rules advanced before.

## 11.3.2 Disable and Shutdown Operation

Setting the TECR.OSTCCL bit to 1 to disable the OSTCNT.



# 12 Watchdog Timer

### 12.1 Overview

The watchdog timer is used to resume the processor whenever it is disturbed by malfunctions such as noise and system errors. The watchdog timer can generate the reset signal.

#### Features:

- Generates WDT reset.
- A 16-bit Data register and a 16-bit counter.
- Counter clock uses the input clock selected by software.
  - PCLK, EXTAL and RTCCLK can be used as the clock for counter
  - The division ratio of the clock can be set to 1, 4, 16, 64, 256 and 1024 by software




### 12.2 Register Description

In this section, we will describe the registers in WDT. Following table lists all the registers definition. All WDT register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description		Reset Value	Address	Access
					Size
TDR	Watchdog Timer Data Register	RW	0x????	0x10002000	16
TCER	Watchdog Counter Enable Register	RW	0x00	0x10002004	8
TCNT	Watchdog Timer Counter	RW	0x????	0x10002008	16
TCSR	Watchdog Timer Control Register	RW	0x0000	0x1000200C	16

### 12.2.1 Watchdog Control Register (TCSR)

The TCSR is a 16-bit read/write register. It contains the control bits for WDT. It is initialized to 0x00 by any reset.



Bits	Name	Description					
15:6	Reserved	These bits always read 0, and written are ignored.				R	
5:3	PRESCALE	These b	These bits select the TCNT count clock frequency.			RW	
		Bit 2	Bit1	Bit 0	Description		
		0	0	0	Internal clock: CLK/1		
		0	0	1	Internal clock: CLK/4		
		0	1	0	Internal clock: CLK/16		
		0	1	1	Internal clock: CLK/64		
		1	0	0	Internal clock: CLK/256		
		1	0	1	Internal clock: CLK/1024		
		110~1	11		Reserved		
2	EXT_EN	Select E	XTAL as th	e timer clo	ock input.	RW	
		1: Enabl	е				
		0: Disab	0: Disable				
1	RTC_EN	Select R	Select RTCCLK as the timer clock input.				
		1: Enabl	е				



		0: Disable	
0	PCK_EN	Select PCLK as the timer clock input.	RW
		1: Enable	
		0: Disable	


#### Note:

The input clock of timer and the PCLK should keep to the rules as follows:

Input clock of timer: IN_CLK	Clock generated from the frequency divider (PRESCALE): DIV_CLK
PCK_EN == 0, RTC_EN == 1 and EXT_EN == 0	$f_{DIV\_CLK} < \frac{1}{2} f_{PCLK}$
(IN_CLK = RTCCLK)	
PCK_EN == 0, RTC_EN == 0 and EXT_EN == 1	f <sub>DIV_CLK</sub> < ½ f <sub>PCLK</sub>
(IN_CLK = EXTAL)	
PCK_EN == 1, RTC_EN == 0 and EXT_EN == 0	ANY
(IN_CLK = PCLK)	

#### 12.2.2 Watchdog Enable Register (TCER)

The TCER is an 8-bit read/write register. It contains the counter enable control bits for watchdog. It is initialized to 0x00 by any reset.




Bits	Name	Description				
7:1	Reserved	These bits always read 0, and written are ignored.	R			
0	TCEN	Counter enable control.	RW			
		0: Timer stop.				
		1: Timer running.				

#### 12.2.3 Watchdog Timer Data Register (TDR)

The watchdog timer data register TDR is used to store the data to be compared with the content of the watchdog timer up-counter TCNT. This register can be directly read and written. (Default: indeterminate)


TDR 0x10002000





### 12.2.4 Watchdog Timer Counter (TCNT)

The watchdog timer counter (TCNT) is a 16-bit read/write counter. The up-counter TCNT can be reset to 0 by software and counts up using the prescaler output clock. When TCNT count up to equal to TDR, the comparison match signal will be generated and a WDT reset is generated. The data can be read out at any time. The counter data can be written at any time. (Default: indeterminate)



### 12.3 Watchdog Timer Function

The following describes steps of using WDT:

- 1. Setting the PRESCALE of input clock in register TCSR.
- 2. Set register TDR and TCNT.
- 3. Select the input clock and enable the input clock in register TCSR.

After initialize the register of timer, we should start the counter as follows:

- 4. Set TCEN bit in TCER to 1. The counter TCNT begins to count.
- 5. If TCNT = TDR, a WDT reset will be generated.

Note1: The input clock and PCLK should follows the rules advanced before.

Note2: The clock of WDT can be stopped by setting register TSR, and register TSR can only be set by register TSSR or TSCR. The content of register TSR, TSSR and TSCR can be found in TCU spec.



#### **General-Purpose I/O Ports 13**

#### 13.1 Overview

General Purpose I/O Ports (GPIO) is used in generating and capturing application-specific input and output signals. Each port can be programmed as an output, an input or function port that serves certain peripheral. As input, pull up/down can be enabled/disabled for the port and the port also can be configured as level or edge tripped interrupt source.

#### Features:

- Each port can be configured as an input, an output or an alternate function port.
- Each port can be configured as an interrupt source of low/high level or rising/falling edge triggering. Every interrupt source can be masked independently.
- Each port has an internal pull-up or pull-down resistor connected. The pull-up/down resistor can be disabled.

The GPIO ports, named PA00~31, PB00~31, PC00~31, PD00~31, PE00~31 and PF00~23 are divided into 6 GPIO groups with maximum of 32 GPIO in each group. Group A includes PA00~PA31. Group B includes PB00~31; Group D includes PD00~PD31; Group E includes PE00~ PE31 (except PE14~PE17, PE21, PE26, PE27); Group F include PF10~PF15. GPIO output 6 interrupts, 1 for every group, to INTC.

For every group, 23 memory-mapped 32-bit registers can be used to operate the GPIO ports:

PAPIN, PBPIN, PCPIN, PDPIN, PEPIN, PFPIN

PADAT, PBDAT, PCDAT, PDDAT, PEDAT, PFDAT

PADATS, PBDATS, PCDATS, PDDATS, PEDATS, PFDATS - Data Set Register

PADATC, PBDATC, PCDATC, PDDATC, PEDATC, PFDATC - Data Clear Register

PAIM, PBIM, PCIM, PDIM, PEIM, PFIM

PAIMS, PBIMS, PCIMS, PDIMS, PEIMS, PFIMS

PAIMC, PBIMC, PCIMC, PDIMC, PEIMC, PFIMC

PAPE, PBPE, PCPE, PDPE, PEPE, PFPE

PAPES, PBPES, PCPES, PDPES, PEPES, PFPES

PAPEC, PBPEC, PCPEC, PDPEC, PEPEC, PFPEC

PAFUN, PBFUN, PCFUN, PDFUN, PEFUN, PFFUN

PAFUNS, PBFUNS, PCFUNS, PDFUNS, PEFUNS, PFFUNS - Function Set Register

PAFUNC, PBFUNC, PDFUNC, PEFUNC, PFFUNC - Function Clear Register

PASEL, PBSEL, PCSEL, PDSEL, PESEL, PFSEL

PASELS, PBSELS, PCSELS, PDSELS, PESELS, PFSELS

PASELC, PBSELC, PCSELC, PDSELC, PESELC, PFSELC

PADIR, PBDIR, PCDIR, PDDIR, PEDIR, PFDIR

- PIN Level Register

- Data Register

- Interrupt Mask Register

- Interrupt Mask Set Register

- Interrupt Mask Clear Register

- PULL Disable Register

- PULL Disable Set Register

- PULL Disable Clear Register

- Function Register

- Select Register

- Select Set Register

- Select Clear Register

- Direction Register



- PADIRS, PBDIRS, PCDIRS, PDDIRS, PEDIRS, PFDIRS
- PADIRC, PBDIRC, PCDIRC, PDDIRC, PEDIRC, PFDIRC
- PATRG, PBTRG, PCTRG, PDTRG, PETRG, PFTRG
- Trigger Mode Register

- Direction Set Register

- Direction Clear Register

- PATRGS, PBTRGS, PCTRGS, PDTRGS, PETRGS, PFTRGS Trigger Mode Set Register
- PATRGC, PBTRGC, PCTRGC, PDTRGC, PETRGC, PFTRGC- Trigger Mode Clear Register
- PAFLG, PBFLG, PCFLG, PDFLG, PEFLG, PFFLG
- FLAG Register

The following table summarize pull resistor, direction and shared function ports for all GPIO



## **Table 13-1 GPIO Port A summary**

Bit	PA	Pull		Shared Function Po	ort Selected by	
N	N	(U/D)	Bypass	PFUN = 1	PFUN = 1	Note
			Mode	PTRG = 0	PTRG = 0	
				PSEL = 0	PSEL = 1	
0	00	U	-	D0 (io)	-	
1	01	U	-	D1 (io)	-	
2	02	U	-	D2 (io)	-	
3	03	U	-	D3 (io)	-	
4	04	U	-	D4 (io)	-	
5	05	U	-	D5 (io)	-	
6	06	U	-	D6 (io)	-	
7	07	U	-	D7 (io)	-	
8	08	U	-	D8 (io)	-	
9	09	U	-	D9 (io)	-	
10	10	U	-	D10 (io)	-	
11	11	U	-	D11 (io)	-	
12	12	U	-	D12 (io)	-	
13	13	U	-	D13 (io)	-	
14	14	U	-	D14 (io)	-	
15	15	U	-	D15 (io)	-	
16	16	U	-	D16 (io)	-	
17	17	כ	-	D17 (io)	-	
18	18	J	-	D18 (io)	-	
19	19	U	-	D19 (io)	-	
20	20	J	-	D20 (io)	-	
21	21	U	-	D21 (io)	-	
22	22	U	-	D22 (io)	-	
23	23	J	-	D23 (io)	-	
24	24	J	-	D24 (io)	-	
25	25	J	-	D25 (io)	-	
26	26	U	-	D26 (io)	-	
27	27	U	-	D27 (io)	-	
28	28	U	-	D28 (io)	-	
29	29	U	-	D29 (io)	-	
30	30	U	-	D30 (io)	-	
31	31	U	-	D31 (io)	-	



## Table 13-2 GPIO Port B summary

Bit	РВ	Pull		Shared Func	tion Port Selected	d by	
N	N	(U/D)	Bypass	PFUN = 1	PFUN = 1	PFUN = 1	Note
			Mode	PTRG = 0	PTRG = 0	PTRG = 1	
				PSEL = 0	PSEL = 1	PSEL = 0	
0	00	U	-	A0 (out)	-	-	
1	01	U	-	A1 (out)	-	-	
2	02	U	-	A2 (out)	-	-	
3	03	U	-	A3 (out)	-	-	
4	04	U	-	A4 (out)	-	-	
5	05	U	-	A5 (out)	-	-	
6	06	U	-	A6 (out)	-	-	
7	07	U	-	A7 (out)	-	-	
8	08	U	-	A8 (out)	-	-	
9	09	U	-	A9 (out)	-	-	
10	10	U	-	A10 (out)	-	-	
11	11	U	-	A11 (out)	-	-	
12	12	U	-	A12 (out)	-	-	
13	13	U	-	A13 (out)	-	-	
14	14	U	-	A14 (out)	-	-	
15	15	U	-	A15 (out)/CL (out) used	CL (out) used for	MSC0_CLK (out)	
				for shared nandflash	unshared nandflash		
16	16	U	-	DCS0_ (out)	-	-	
17	17	U	-	RAS_ (out)	-	-	
18	18	U	-	CAS_ (out)	-	-	
19	19	U	-	SDWE_ & BUFD_ (out)	-	-	
20	20	U	-	WE0_ (out)	-	-	
21	21	U	-	WE1_ (out)	-	-	
22	22	U	-	WE2_ (out)	-	-	
23	23	U	-	WE3_ (out)	-	-	
24	24	U	-	CKO (out)	-	-	1
25	25	U	-	CKE (out)	-	-	
26	26	U	BPO22 (out)	SSI_CLK (out)	MSC1_CLK (out)	-	
27	27	U	BPO23 (out)	SSI_DT (out)	MSC1_D1 (io)	-	
28	28	U	BPO24 (out)	SSI_DR (in)	MSC1_D0 (io)	-	
29	29	U	BPO25 (out)	SSI_CE0_ (out)	MSC1_CMD (io)	-	
30	30	U	BPO26 (out)	SSI_ GPC (out)	MSC1_D2 (io)	-	
31	31	U	BPO27 (out)	SSI_CE1_ (out)	MSC1_D3 (io)	-	



## **Table 13-4 GPIO Port C summary**

Bit	РС	Pull		Shared Fur	nction Port Selected	d by	
N	N	(U/D)	Bypass	PFUN = 1	PFUN = 1	PFUN = 1	Note
			Mode	PTRG = 0	PTRG = 0	PTRG = 1	
				PSEL = 0	PSEL = 1	PSEL = 0	
0	00	U	-	SD0 (io)	A20 (out)	-	9
1	01	U	-	SD1 (io)	A21 (out)	-	9
2	02	U	-	SD2 (io)	A22 (out)	-	9
3	03	U	-	SD3 (io)	A23 (out)	-	9
4	04	U	-	SD4 (io)	A24 (out)	-	9
5	05	U	-	SD5 (io)	A25 (out)	-	9
6	06	U	-	SD6 (io)	-	-	9
7	07	U	-	SD7 (io)	-	-	9
8	08	U	BPI8 (in)	SD8 (io)	TSDI0 (in)	-	9
9	09	U	BPI9 (in)	SD9 (io)	TSDI1 (in)	-	9
10	10	U	BPI10 (in)	SD10 (io)	TSDI 2(in)	-	9
11	11	U	BPI11 (in)	SD11 (io)	TSDI3 (in)	-	9
12	12	U	BPI12 (in)	SD12 (io)	TSDI4 (in)	-	9
13	13	U	BPI13 (in)	SD13 (io)	TSDI5 (in)	-	9
14	14	U	BPI14 (in)	SD14 (io)	TSDI6 (in)	-	9
15	15	U	BPI15 (in)	SD15 (io)	TSDI7 (in)	-	9
16	16	U	-	A16 (out)/AL (out) used	AL (out) used for	MSC0_CMD (io)	
				for share nandflash,	unshared nandflash.		
17	17	U	BPI17 (in)	A17 (out)	MSC0_D3 (io)	-	
18	18	U	BPI18 (in)	A18 (out)	DREQ (in)	-	9
19	19	U	BPI19 (in)	A19 (out)	DACK (out)	-	9
20	20	U	BPI20 (in)	WAIT_ (in)	-	-	9
21	21	U	-	CS1_ (out)	-	-	
22	22	U	-	CS2_ (out)	-	-	9
23	23	U	-	CS3_ (out)	-	-	
24	24	U	-	CS4_ (out)	-	-	
25	25	U	BPI25 (in)	RD_ (out)	-	-	9
26	26	U	BPI26 (in)	WR_ (out)	-	-	9
27	27	U	-	MSC0_D2 (io)	-	-	2
28	28	U	-	FRE_ (out)	MSC0_D0 (io)	-	
29	29	U	-	FWE_ (out)	MSC0_D1 (io)	-	
30	30	U	-	-	-	-	3, 6, 9
31	31	U	-	-	-	-	4,6



### **Table 13-5 GPIO Port D summary**

Bit	PD	Pull		Shared Function	Port Selected by	
N	N	(U/D)	Bypass	PFUN = 1	PFUN = 1	Note
			Mode	PTRG = 0	PTRG = 0	
				PSEL = 0	PSEL = 1	
0	00	U	BPO0 (out)	LCD_B2 (out)	-	
1	01	U	BPO1 (out)	LCD_B3 (out)	-	
2	02	U	BPO2 (out)	LCD_B4 (out)	-	
3	03	U	BPO3 (out)	LCD_B5 (out)	-	
4	04	U	BPO4 (out)	LCD_B6 (out)	-	
5	05	U	BPO5 (out)	LCD_B7 (out)	-	
6	06	U	BPO6 (out)	LCD_G2 (out)	-	
7	07	U	BPO7 (out)	LCD_G3 (out)	-	
8	08	U	BPO8 (out)	LCD_G4 (out)	-	
9	09	U	BPO9 (out)	LCD_G5 (out)	-	
10	10	U	BPO10 (out)	LCD_G6 (out)	-	
11	11	U	BPO11 (out)	LCD_G7 (out)	-	
12	12	U	BPO12 (out)	LCD_R2 (out)	-	
13	13	U	BPO13 (out)	LCD_R3 (out)	-	
14	14	U	BPO14 (out)	LCD_R4 (out)	-	
15	15	U	BPO15 (out)	LCD_R5 (out)	-	
16	16	U	BPO16 (out)	LCD_R6 (out)	-	
17	17	U	BPO17 (out)	LCD_R7 (out)	-	
18	18	U	BPO18 (out)	LCD_PCLK (io)	-	
19	19	U	BPO19 (out)	LCD_HSYNC (io)	-	
20	20	U	BPO20 (out)	LCD_VSYNC (io)	-	
21	21	U	BPO21 (out)	LCD_DE (out)	-	
22	22	U	BPI22 (in)	LCD_CLS (out)	LCD_R1 (out)	
23	23	U	BPI23 (in)	LCD_SPL (out)	LCD_G0 (out)	
24	24	U	BPI24 (in)	LCD_PS (out)	LCD_G1 (out)	
25	25	U	BPI21 (in)	LCD_REV (out)	LCD_B1 (out)	
26	26	U	BPI16 (in)	LCD_B0 (out)	-	
27	27	U	BPI27 (in)	LCD_R0 (out)	-	
28	28	U	BPI4 (in)	UART0_RXD (in)	TSCLK (in)	9
29	29	U	BPI5 (in)	UART0_TXD (out)	TSSTR (in)	9
30	30	U	BPI6 (in)	UART0_CTS_(in)	TSFRM (in)	9
31	31	U	BPI7 (in)	UART0_RTS_ (out)	TSFAIL (in)	9



## **Table 13-6 GPIO Port E summary**

Bit	PE	Pull		Shared	Function Port Sele	cted by	
N	N	(U/D)	Bypass	PFUN = 1	PFUN = 1	PFUN = 1	Note
			Mode	PTRG = 0	PTRG = 0	PTRG = 1	
				PSEL = 0	PSEL = 1	PSEL = 0	
0	00	U	-	CIM_D0 (in)	TSDI0 (in)	-	
1	01	U	-	CIM_D1 (in)	TSDI1 (in)	-	
2	02	U	-	CIM_D2 (in)	TSDI2 (in)	-	
3	03	U	-	CIM_D3 (in)	TSDI3 (in)	-	
4	04	U	-	CIM_D4 (in)	TSDI4 (in)	-	
5	05	U	-	CIM_D5 (in)	TSDI5 (in)	-	
6	06	U	-	CIM_D6 (in)	TSDI6 (in)	-	
7	07	U	-	CIM_D7 (in)	TSDI7 (in)	-	
8	08	U	-	CIM_MCLK (out)	TSFAIL (in)	-	
9	09	U	-	CIM_PCLK (in)	TSCLK (in)	-	
10	10	U	-	CIM_VSYNC (in)	TSSTR (in)	-	
11	11	U	-	CIM_HSYNC (in)	TSFRM (in)	-	
12	12	U	-	I2C_SDA (io)	-	-	
13	13	U	-	I2C_SCK (io)	-	-	
18	18	U	BPI1 (in)	SDATO (out)	-	-	
19	19	U	BPI2 (in)	SDATI (in)	-	-	
20	20	U	BPI0 (in)	PWM0 (out)	-	-	9
22	22	U	-	PWM2 (out)	SYNC (io)	-	
23	23	U	-	PWM3 (out)	UART1_RXD (in)	BCLK (io)	
24	24	U	BPI3 (in)	PWM4 (out)	-	-	9
25	25	U	-	PWM5 (out)	UART1_TXD (out)	SCLK_RSTN (out)	
28	28	U	-	DCS1_ (out)	-	-	9
29	29	U	-	-	-	-	5, 6, 9
30	30	-	-	-	-	-	7
31	31	-	-	-	-	-	8



#### **Table 13-6 GPIO Port F summary**

Bit	PF	Pull		Shared Function Port Selected by					
N	N	(U/D)	Bypass	PFUN = 1	PFUN = 1	Note			
			Mode	PTRG = 0	PTRG = 0				
				PSEL = 0	PSEL = 1				
10	10	U	-	SSI_CLK (out)	-				
11	11	U	-	SSI_DT (out)	PWM1 (out)				
12	12	U	-	SSI_DR (in)	-				
13	13	U	-	SSI_CE0_ (out)	-				
14	14	U	-	SSI_GPC (out)	-				
15	15	U	-	SSI_CE2_ (out)	-				

#### Note:

- 1. PB24: GPIO group B bit 24 is reset to CKO function.
- 2. PC27: GPIO group C bit 27.
  - a) If NAND flash is used, it should connect to NAND FRB. (NAND flash ready/busy)
  - b) If NAND flash is not used, it is used as general GPIO.
- 3. PC30: GPIO group C bit 30 is used as BOOT\_SEL0 input during boot.
- 4. PC31: GPIO group C bit 31 is used as BOOT SEL1 input during boot.
- 5. PE29: GPIO group E bit 29 is used as BOOT\_SEL2 input during boot.
- 6. BOOT\_SEL2, BOOT\_SEL1, BOOT\_SEL0 are used to select boot source and function during the processor boot.
- 7. PE30: GPIO group E bit 30 can only be used as input and interrupt, no pull-up and pull-down.
- 8. PE31: GPIO group E bit 31. No corresponding pin exists for this GPIO. It is only used to select the function between UART and JTAG, which share the same set of pins, by using register PCSEL [31]
  - When PESEL [31]=0, select JTAG function.
  - When PESEL [31]=1, select UART function
- 9. This GPIO pin is not available in Jz4755 chip



## 13.2 Register Description

Table 13-2 summarized all memory-mapped registers, which can be programmed to operate GPIO port and alternate function port sharing configuration.

All registers are in 32-bits width. Usually, 1 bit in the register affects a corresponding GPIO port and every GPIO port can be operated independently.

**Table 13-2 GPIO Registers** 

Name	Description	RW	Reset Value	Address	Size
	GPIO PO	RT A			
PAPIN	PORT A PIN Level Register	R	0x00000000	0x10010000	32
PADAT	PORT A Data Register	R	0x00000000	0x10010010	32
PADATS	PORT A Data Set Register	W	0x????????	0x10010014	32
PADATC	PORT A Data Clear Register	W	0x???????	0x10010018	32
PAIM	PORT A Interrupt Mask Register	R	0xFFFFFFF	0x10010020	32
PAIMS	PORT A Interrupt Mask Set Register	W	0x???????	0x10010024	32
PAIMC	PORT A Interrupt Mask Clear Register	W	0x???????	0x10010028	32
PAPE	PORT A PULL Disable Register	R	0x00000000	0x10010030	32
PAPES	PORT A PULL Disable Set Register	W	0x????????	0x10010034	32
PAPEC	PORT A PULL Disable Clear Register	W	0x????????	0x10010038	32
PAFUN	PORT A Function Register	R	0x00000000	0x10010040	32
PAFUNS	PORT A Function Set Register	W	0x????????	0x10010044	32
PAFUNC	PORT A Function Clear Register	W	0x????????	0x10010048	32
PASEL	PORT A Select Register	R	0x00000000	0x10010050	32
PASELS	PORT A Select Set Register	W	0x????????	0x10010054	32
PASELC	PORT A Select Clear Register	W	0x????????	0x10010058	32
PADIR	PORT A Direction Register	R	0x00000000	0x10010060	32
PADIRS	PORT A Direction Set Register	W	0x???????	0x10010064	32
PADIRC	PORT A Direction Clear Register	W	0x???????	0x10010068	32
PATRG	PORT A Trigger Register	R	0x00000000	0x10010070	32
PATRGS	PORT A Trigger Set Register	W	0x???????	0x10010074	32
PATRGC	PORT A Trigger Clear Register	W	0x???????	0x10010078	32
PAFLG	PORT A FLAG Register	R	0x00000000	0x10010080	32
PAFLGC	PORT A FLAG Clear Register	W	0x????????	0x10010014	32
	GPIO PO	RT B			
PBPIN	PORT B PIN Level Register	R	0x00000000	0x10010100	32
PBDAT	PORT B Data Register	R	0x00000000	0x10010110	32
PBDATS	PORT B Data Set Register	W	0x????????	0x10010114	32
PBDATC	PORT B Data Clear Register	W	0x???????	0x10010118	32



PBIM	PORT B Interrupt Mask Register	R	0xFFFFFFF	0x10010120	32
PBIMS	· · ·	W	0x????????	0x10010120	32
PBIMC	PORT B Interrupt Mask Set Register	W	0x????????	0x10010124 0x10010128	32
PBPE	PORT B Interrupt Mask Clear Register PORT B PULL Enable Register	R	0x00000000	0x10010128	32
PBPES		W	0x????????	0x10010130	32
PBPEC	PORT B PULL Enable Set Register	W	0x????????	0x10010134 0x10010138	32
PBFUN	PORT B PULL Enable Clear Register	R			32
	PORT B Function Register	W	0x00000000	0x10010140	
PBFUNS	PORT B Function Set Register	W	0x????????	0x10010144	32
PBFUNC	PORT B Function Clear Register		0x????????	0x10010148	32
PBSEL	PORT B Select Register	R	0x00000000	0x10010150	32
PBSELS	PORT B Select Set Register	W	0x????????	0x10010154	32
PBSELC	PORT B Select Clear Register	W	0x????????	0x10010158	32
PBDIR	PORT B Direction Register	R	0x00000000	0x10010160	32
PBDIRS	PORT B Direction Set Register	W	0x????????	0x10010164	32
PBDIRC	PORT B Direction Clear Register	W	0x????????	0x10010168	32
PBTRG	PORT B Trigger Register	R	0x00000000	0x10010170	32
PBTRGS	PORT B Trigger Set Register	W	0x????????	0x10010174	32
PBTRGC	PORT B Trigger Clear Register	W	0x????????	0x10010178	32
PBFLG	PORT B FLAG Register	R	0x00000000	0x10010180	32
PBFLGC	PORT B FLAG Clear Register	W	0x????????	0x10010114	32
	GPIO PO	RT C			
PCPIN	PORT C PIN Level Register	R	0x00000000	0x10010200	32
PCDAT	PORT C Data Register	R	0x00000000	0x10010210	32
PCDATS	PORT C Data Set Register	W	0x???????	0x10010214	32
PCDATC	PORT C Data Clear Register	W	0x???????	0x10010218	32
PCIM	PORT C Interrupt Mask Register	R	0xFFFFFFF	0x10010220	32
PCIMS	PORT C Interrupt Mask Set Register	W	0x????????	0x10010224	32
PCIMC	PORT C Interrupt Mask Clear Register	W	0x????????	0x10010228	32
PCPE	PORT C PULL Enable Register	R	0x00000000	0x10010230	32
PCPES	PORT C PULL Enable Set Register	W	0x????????	0x10010234	32
PCPEC	PORT C PULL Enable Clear Register	W	0x???????	0x10010238	32
PCFUN	PORT C Function Register	R	0x00000000	0x10010240	32
PCFUNS	PORT C Function Set Register	W	0x???????	0x10010244	32
PCFUNC	PORT C Function Clear Register	W	0x???????	0x10010248	32
PCSEL	PORT C Select Register	R	0x00000000	0x10010250	32
PCSELS	PORT C Select Set Register	W	0x???????	0x10010254	32
PCSELC	PORT C Select Clear Register	W	0x???????	0x10010258	32
PCDIR	PORT C Direction Register	R	0x00000000	0x10010260	32
PCDIRS	PORT C Direction Set Register	W	0x???????	0x10010264	32
PCDIRC	PORT C Direction Clear Register	W	0x???????	0x10010268	32
PCTRG	PORT C Trigger Register	R	0x00000000	0x10010270	32
PCTRGS	PORT C Trigger Set Register	W	0x???????	0x10010274	32
	1	1	/		



PCTRGC	PORT C Trigger Clear Register	W	0x???????	0x10010278	32
PCFLG	PORT C FLAG Register	R	0x00000000	0x10010280	32
PCFLGC	PORT C FLAG Clear Register	W	0x????????	0x10010214	32
	GPIO PO	RT D			
PDPIN	PORT D PIN Level Register	R	0x00000000	0x10010300	32
PDDAT	PORT D Data Register	R	0x00000000	0x10010310	32
PDDATS	PORT D Data Set Register	W	0x???????	0x10010314	32
PDDATC	PORT D Data Clear Register	W	0x???????	0x10010318	32
PDIM	PORT D Interrupt Mask Register	R	0xFFFFFFF	0x10010320	32
PDIMS	PORT D Interrupt Mask Set Register	W	0x???????	0x10010324	32
PDIMC	PORT D Interrupt Mask Clear Register	W	0x???????	0x10010328	32
PDPE	PORT D PULL Enable Register	R	0x00000000	0x10010330	32
PDPES	PORT D PULL Enable Set Register	W	0x????????	0x10010334	32
PDPEC	PORT D PULL Enable Clear Register	W	0x????????	0x10010338	32
PDFUN	PORT D Function Register	R	0x00000000	0x10010340	32
PDFUNS	PORT D Function Set Register	W	0x???????	0x10010344	32
PDFUNC	PORT D Function Clear Register	W	0x???????	0x10010348	32
PDSEL	PORT D Select Register	R	0x00000000	0x10010350	32
PDSELS	PORT D Select Set Register	W	0x????????	0x10010354	32
PDSELC	PORT D Select Clear Register	W	0x????????	0x10010358	32
P\DDIR	PORT D Direction Register	R	0x00000000	0x10010360	32
PDDIRS	PORT D Direction Set Register	W	0x????????	0x10010364	32
PDDIRC	PORT D Direction Clear Register	W	0x????????	0x10010368	32
PDTRG	PORT D Trigger Register	R	0x00000000	0x10010370	32
PDTRGS	PORT D Trigger Set Register	W	0x????????	0x10010374	32
PDTRGC	PORT D Trigger Clear Register	W	0x???????	0x10010378	32
PDFLG	PORT D FLAG Register	R	0x00000000	0x10010380	32
PDFLGC	PORT D FLAG Clear Register	W	0x???????	0x10010314	32
	GPIO PO	RTE			
PEPIN	PORT E PIN Level Register	R	0x00000000	0x10010400	32
PEDAT	PORT E Data Register	R	0x00000000	0x10010410	32
PEDATS	PORT E Data Set Register	W	0x????????	0x10010414	32
PEDATC	PORT E Data Clear Register	W	0x????????	0x10010418	32
PEIM	PORT E Interrupt Mask Register	R	0xFFFFFFF	0x10010420	32
PEIMS	PORT E Interrupt Mask Set Register	W	0x????????	0x10010424	32
PEIMC	PORT E Interrupt Mask Clear Register	W	0x????????	0x10010428	32
PEPE	PORT E PULL Enable Register	R	0x00000000	0x10010430	32
PEPES	PORT E PULL Enable Set Register	W	0x????????	0x10010434	32
PEPEC	PORT E PULL Enable Clear Register	W	0x????????	0x10010438	32
PEFUN	PORT E Function Register	R	0x00000000	0x10010440	32
PEFUNS	PORT E Function Set Register	W	0x????????	0x10010444	32



	T	_			
PEFUNC	PORT E Function Clear Register	W	0x????????	0x10010448	32
PESEL	PORT E Select Register	R	0x00000000	0x10010450	32
PESELS	PORT E Select Set Register	W	0x????????	0x10010454	32
PESELC	PORT E Select Clear Register	W	0x????????	0x10010458	32
PEDIR	PORT E Direction Register	R	0x00000000	0x10010460	32
PEDIRS	PORT E Direction Set Register	W	0x????????	0x10010464	32
PEDIRC	PORT E Direction Clear Register	W	0x???????	0x10010468	32
PETRG	PORT E Trigger Register	R	0x00000000	0x10010470	32
PETRGS	PORT E Trigger Set Register	W	0x????????	0x10010474	32
PETRGC	PORT E Trigger Clear Register	W	0x???????	0x10010478	32
PEFLG	PORT E FLAG Register	R	0x00000000	0x10010480	32
PEFLGC	PORT E FLAG Clear Register	W	0x????????	0x10010414	32
	GPIO PO	RT F			
PFPIN	PORT F PIN Level Register	R	0x00000000	0x10010500	32
PFDAT	PORT F Data Register	R	0x00000000	0x10010510	32
PFDATS	PORT F Data Set Register	W	0x????????	0x10010514	32
PFDATC	PORT F Data Clear Register	W	0x????????	0x10010518	32
PFIM	PORT F Interrupt Mask Register	R	0x00FFFFF	0x10010520	32
PFIMS	PORT F Interrupt Mask Set Register	W	0x????????	0x10010524	32
PFIMC	PORT F Interrupt Mask Clear Register	W	0x????????	0x10010528	32
PFPE	PORT F PULL Enable Register	R	0x00000000	0x10010530	32
PFPES	PORT F PULL Enable Set Register	W	0x????????	0x10010534	32
PFPEC	PORT F PULL Enable Clear Register	W	0x????????	0x10010538	32
PFFUN	PORT F Function Register	R	0x00000000	0x10010540	32
PFFUNS	PORT F Function Set Register	W	0x????????	0x10010544	32
PFFUNC	PORT F Function Clear Register	W	0x????????	0x10010548	32
PFSEL	PORT F Select Register	R	0x00000000	0x10010550	32
PFSELS	PORT F Select Set Register	W	0x???????	0x10010554	32
PFSELC	PORT F Select Clear Register	W	0x???????	0x10010558	32
PFDIR	PORT F Direction Register	R	0x00000000	0x10010560	32
PFDIRS	PORT F Direction Set Register	W	0x????????	0x10010564	32
PFDIRC	PORT F Direction Clear Register	W	0x????????	0x10010568	32
PFTRG	PORT F Trigger Register	R	0x00000000	0x10010570	32
PFTRGS	PORT F Trigger Set Register	W	0x????????	0x10010574	32
PFTRGC	PORT F Trigger Clear Register	W	0x????????	0x10010578	32
PFFLG	PORT F FLAG Register	R	0x00000000	0x10010580	32
PFFLGC	PORT F FLAG Clear Register	W	0x????????	0x10010514	32
L			1		

Note: PX\*\*\*\* in the description of register as follows means PA\*\*\*\*, PB\*\*\*\*, PC\*\*\*\*, PD\*\*\*\*, PE\*\*\*\* and PF\*\*\*\*.



#### 13.2.1 PORT PIN Level Register (PAPIN, PBPIN, PCPIN, PDPIN, PEPIN, PFPIN)

PAPIN, PBPIN, PCPIN, PDPIN, PEPIN and PFPIN are six 32-bit PORT PIN level registers. They are read-only registers.


	PA																													100°		
				EPII																									•	100	105	00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	60	80	20	90	90	04	03	02	5	8
	Ĭ	Ĭ	Ĭ	Ī	Ĭ	Ĭ	IN	INL	Ĭ	Ĭ	N.	Į.	Ĭ	PINL	INL	INL	Ĭ	INL	PINL	Į.	IN	INL	INL	INL	IN	INL	Ī	INL	Ĭ	N.	Ĭ	Ĭ
	<u>п</u>	Δ.	<u>п</u>	Д	<u>п</u>	<u>п</u>	П	Д	Ф	<u>п</u>	<u>п</u>	Д	۵	Д	Д	Д	<u>п</u>	Д	Д	Ь	<u>п</u>	Д	П	Ь	<u>п</u>	Д	Д	Д	<u>п</u>	<u> </u>	<u>п</u>	<u>α</u>
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	PINL n	Where n = 0 ~ 31 and PINL n = PINL0 ~ PINL31.	R
		The PORT PIN level can be read by reading PINL n bit in register PXPIN.	

PAPIN bits 31-0 correspond to PA31-0; PBPIN to PB31-0; PCPIN to PC31-0; PDPIN to PD31-0; PEPIN to PE31-0 and PFPIN to PF 31-0.

### 13.2.2 PORT Data Register (PADAT, PBDAT, PCDAT, PDDAT, PEDAT, PFDAT)

PADAT, PBDAT, PDDAT, PDDAT and PFDAT are six 32-bit PORT DATA registers. They are read-only registers.



Bits	Name	Description	R/W
N	DATA n	Where n = 0 ~ 31 and DATA n = DATA0 ~ DATA31.	R
		The register is used as GPIO data register.	
		When GPIO is used as interrupt the register is no used.	

PADAT bits 31-0 correspond to PA31-0; PBDAT to PB31-0; PCDAT to PC31-0; PDDAT to PD31-0; PEDAT to PE31-0 and PEDAT to PE 31-0.



# 13.2.3 PORT Data Set Register (PADATS, PBDATS, PCDATS, PDDATS, PEDATS, PFDATS)

PADATS, PBDATS, PCDATS, PDDATS, PEDATS and PFDATS are six 32-bit PORT DATA set registers. They are write-only registers.

			1	PBI PEI		1			- 1																			- 1		100 <sup>1</sup>		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATAS31	DATAS30	DATAS29	DATAS28	DATAS27	DATAS26	DATAS25	DATAS24	DATAS23	DATAS22	DATAS21	DATAS20	DATAS19	DATAS18	DATAS17	DATAS16	DATAS15	DATAS14	DATAS13	DATAS12	DATAS11	DATAS10	DATAS09	DATAS08	DATAS07	DATAS06	DATAS05	DATAS04	DATAS03	DATAS02	DATAS01	DATAS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	DATAS n	Writing 1 to DATAS n will set DATA n to 1 in register PXDAT.	W
		Writing 0 to DATAS n will no use.	

PADATS bits 31-0 correspond to PA31-0; PBDATS to PB31-0; PCDATS to PC31-0; PDDATS to PD31-0; PEDATS to PE31-0 and PFDATS to PF 31-0.

# 13.2.4 PORT Data Clear Register (PADATC, PBDATC, PCDATC, PDDATC, PEDATC, PFDATC)

PADATC, PBDATC, PDDATC, PDDATC and PFDATC are six 32-bit PORT DATA clear registers. They are write-only registers.

	PA	DA	ГC,	РΒ	DAT	C,	РС	DA <sup>*</sup>	ГC,												0x1	00	100	18,	0x1	00	101	18,	0x1	100 <sup>-</sup>	102	18,
	PD	DA	TC,	PE	DAT	ГC,	PF	DA	ГС												0x	100	103	18,	0x	100	104	<b>118</b> ,	0x	100	105	18
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATAC31	DATAC30	DATAC29	DATAC28	DATAC27	DATAC26	DATAC25	DATAC24	DATAC23	DATAC22	DATAC21	DATAC20	DATAC19	DATAC18	DATAC17	DATAC16	DATAC15	DATAC14	DATAC13	DATAC12	DATAC11	DATAC10	DATAC09	DATAC08	DATAC07	DATAC06	DATAC05	DATAC04	DATAC03	DATAC02	DATAC01	DATAC00
RS1	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	DATAC n	Writing 1 to DATAC n will set DATA n to 0 in register PXDAT.	W
		Writing 0 to DATAC n will no use.	

PADATC bits 31-0 correspond to PA31-0; PBDATC to PB31-0; PCDATC to PC31-0; PDDATC to PD31-0; PEDATC to PE31-0 and PFDATC to PF 31-0.



#### 13.2.5 PORT Mask Register (PAIM, PBIM, PCIM, PDIM, PEIM, PFIM)

PAIM, PBIM, PCIM, PDIM, PEIM and PFIM are six 32-bit PORT MASK registers. They are read-only registers.

	PAIM	PBI	<b>M</b> , I	PCII	M,															0x1	001	100	20,	0x1	00	101	20,	0x1	1001	102	20,
	PDIM	. PEI	<b>M</b> , I	PFI	VI															0x	100	103	20,	<b>0</b> x	100	104	120	0x	100	105	<b>520</b>
Bit	31 30	29	28	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MASK30	MASK29	MASK28	MASK27	MASK26	MASK25	MASK24	MASK23	MASK22	MASK21	MASK20	MASK19	MASK18	MASK17	MASK16	MASK15	MASK14	MASK13	MASK12	MASK11	MASK10	MASK09	MASK08	MASK07	MASK06	MASK05	MASK04	MASK03	MASK02	MASK01	MASK00
RS1	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bits	Name	Description	R/W
n	MASK n	Where n = 0 ~ 31 and MASK n = MASK0 ~ MASK31.	R
		MASK n is used for mask the interrupt of GPIO n.	
		0: Enable the pin as an interrupt source.	
		1: Disable the pin as an interrupt source.	

PAIM bits 31-0 correspond to PA31-0; PBIM to PB31-0; PCIM to PC31-0; PDIM to PD31-0; PEIM to PE31-0 and PFIM to PF 31-0.

#### 13.2.6 PORT Mask Set Register (PAIMS, PBIMS, PCIMS, PDIMS, PEIMS, PFIMS)

PAIMS, PBIMS, PCIMS, PDIMS, PEIMS and PFIMS are six 32-bit PORT MASK set registers. They are write-only registers.

	PAI	MS	, PE	ЗІМ	S, I	PCI	MS	,													0x1	001	100	24,	0x1	00	101	24,	0x1	100	102	24,
	PD	IMS	, Pl	EIM	<b>S</b> , I	PFI	MS														0x	100	103	24,	<b>0</b> x	100	104	24,	0x	100	105	24
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MASKS31	MASKS30	MASKS29	MASKS28	MASKS27	MASKS26	MASKS25	MASKS24	MASKS23	MASKS22	MASKS21	MASKS20	MASKS19	MASKS18	MASKS17	MASKS16	MASKS15	MASKS14	MASKS13	MASKS12	MASKS11	MASKS10	MASKS09	MASKS08	MASKS07	MASKS06	MASKS05	MASKS04	MASKS03	MASKS02	MASKS01	MASKS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	MASKS n	Writing 1 to MASKS n will set MASK n to 1 in register PXIM.	W
		Writing 0 to MASKS n will no use.	

PAIMS bits 31-0 correspond to PA31-0; PBIMS to PB31-0; PCIMS to PC31-0; PDIMS to PD31-0; PEIMS to PE31-0 and PFIMS to PF 31-0.



#### 13.2.7 PORT Mask Clear Register (PAIMC, GBPIMC, PCIMC, PDIMC, PEIMC, PFIMC)

PAIMC, PBIMC, PCIMC, PDIMC, PEIMC and PFIMC are six 32-bit PORT MASK clear registers. They are write-only registers.

	PA	IMS	, PI	ЗІМ	<b>C</b> , I	PCI	MC	,													0x1	001	100	28,	0x1	00°	101	28,	0x1	1 <b>00</b>	102	28,
	PD	IMC	), P	EIM	IC,	PFI	MC	;													0x	100	103	28,	0x	100	104	128,	0x	100	105	28
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MASKC31	MASKC30	MASKC29	MASKC28	MASKC27	MASKC26	MASKC25	MASKC24	MASKC23	MASKC22	MASKC21	MASKC20	MASKC19	MASKC18	MASKC17	MASKC16	MASKC15	MASKC14	MASKC13	MASKC12	MASKC11	MASKC10	MASKC09	MASKC08	MASKC07	MASKC06	MASKC05	MASKC04	MASKC03	MASKC02	MASKC01	MASKC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	MASKC n	Writing 1 to MASKC n will set MASK n to 0 in register PXIM.	W
		Writing 0 to MASKC n will no use.	

PAIMC bits 31-0 correspond to PA31-0; PBIMC to PB31-0; PCIMC to PC31-0; PDIMC to PD31-0; PEIMC to PE31-0 and PFIMC to PF 31-0.

### 13.2.8 PORT PULL Disable Register (PAPE, PBPE, PCPE, PDPE, PEPE, PFPE)

PAPE, PBPE, PCPE, PDPE, PEPE and PFPE are six 32-bit PORT PULL disable registers. They are read-only registers.

	PA	PE,	PB	PE	PC	PE	,														0x1	001	00	30,	0x1	00	101	<b>30</b> ,	0x1	100 <sup>-</sup>	102	30,
	PD	PE,	PE	PE	, PF	PE															0x	100	103	30,	<b>0</b> x	100	104	<b>130</b> ,	0x	100	105	30
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PULL31	PULL30	PULL29	PULL28	PULL27	PULL26	PULL25	PULL24	PULL23	PULL22	PULL21	PULL20	PULL19	PULL18	PULL17	PULL16	PULL15	PULL14	PULL13	PULL12	PULL11	PULL10	PULL09	PULL08	PULL07	PULL06	PULL05	PULL04	PULL03	PULL02	PULL01	PULL00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
N	PULL n	Where n = 0 ~ 31 and PULL n = PULL0 ~ PULL31.	R
		PULL n is used for setting the port to be PULL UP or PULL DOWN	
		enable.	
		1: No pull up or pull down resistor connects to the port.	
		0: An internal pull up or pull down resistor connects to the port. Up or	
		down is pin dependence. Please reference to Table 13-1 ~ Table 13-4 for	
		it.	

PAPE bits 31-0 correspond to PA31-0; PBPE to PB31-0; PCPE to PC31-0; PDPE to PD31-0; PEPE to PE31-0 and PFPE to PF 31-0.



### 13.2.9 PORT PULL Set Register (PAPES, PBPES, PCPES, PDPES, PEPES, PFPES)

PAPES, PBPES, PCPES, PDPES, PEPES and PFPES are six 32-bit PORT PULL set registers. They are write-only registers.

			1	BPI EPI	- 1			1																						100 <sup>,</sup>		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PULLS31	PULLS30	PULLS29	PULLS28	PULLS27	PULLS26	PULLS25	PULLS24	PULLS23	PULLS22	PULLS21	PULLS20	PULLS19	PULLS18	PULLS17	PULLS16	PULLS15	PULLS14	PULLS13	PULLS12	PULLS11	PULLS10	PULLS09	PULLS08	PULLS07	PULLS06	PULLS05	PULLS04	PULLS03	PULLS02	PULLS01	PULLS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	PULLS n	Writing 1 to PULLS n will set PULL n to 1 in register PXPE.	W
		Writing 0 to PULLS n will no use.	

PAPES bits 31-0 correspond to PA31-0; PBPES to PB31-0; PCPES to PC31-0; PDPES to PD31-0; PEPES to PE31-0 and PFPES to PF 31-0.

# 13.2.10 PORT PULL Clear Register (PAPEC, PBPEC, PCPEC, PDPEC, PEPEC, PFPEC)

PAPEC, PBPEC, PCPEC, PDPEC, PEPEC and PFPEC are six 32-bit PORT PULL clear registers. They are write-only registers.

	PAI	PES	S, P	BPI	EC,	PC	PE	C,													0x1	001	00	38,	0x1	00	101	38,	0x1	001	1023	8,
	PD	PE	C, P	EP	EC,	PF	PE	С													0x	100	103	38,	0x	100	104	<b>38</b> ,	0x	100 <sup>-</sup>	1053	38
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (	O
	PULLC31	PULLC30	PULLC29	PULLC28	PULLC27	PULLC26	PULLC25	PULLC24	PULLC23	PULLC22	PULLC21	PULLC20	PULLC19	PULLC18	PULLC17	PULLC16	PULLC15	PULLC14	PULLC13	PULLC12	PULLC11	PULLC10	PULLC09	PULLC08	PULLC07	PULLC06	PULLC05	PULLC04	PULLC03		PULLC01	PULLCOO
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	? '	?

Bits	Name	Description	R/W
n	PULLC n	Writing 1 to PULLC n will set PULL n to 0 in register PXPE.	W
		Writing 0 to PULLC n will no use.	

PAPEC bits 31-0 correspond to PA31-0; PBPEC to PB31-0; PCPEC to PC31-0; PDPEC to PD31-0; PEPEC to PE31-0 and PFPEC to PF 31-0.



### 13.2.11 PORT Function Register (PAFUN, PBFUN, PCFUN, PDFUN, PEFUN, PFFUN)

PAFUN, PBFUN, PCFUN, PDFUN, PEFUN and PFFUN are six 32-bit PORT function registers. They are read-only registers.

	PAI																							Ť							102 105	
Bit									23	22	21	20	19	18	17	16	15	14	13	12												
	FUN31	FUN30	FUN29	FUN28	FUN27	FUN26	FUN25	FUN24	FUN23	FUN22	FUN21	FUN20	FUN19	FUN18	FUN17	FUN16	FUN15	FUN14	FUN13	FUN12	FUN11	FUN10	FUN09	FUN08	FUN07	FUN06	FUN05	FUN04	FUN03	FUN02	FUN01	FUN00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	FUN n	Where n = 0 ~ 31 and FUN n = FUN0 ~ FUN31	R
		In most cases, port is shared with one or more peripheral functions. FUN	
		n controls the owner of the port n.	
		0: GPIO or Interrupt	
		1: Alternate Function (Function 0 *1 or Function 1*1)	
		Note: 1. Please reference to Table 13-1 ~ Table 13-4 for the details.	

PAFUN bits 31-0 correspond to PA31-0; PBFUN to PB31-0; PCFUN to PC31-0; PDFUN to PD31-0; PEFUN to PE31-0 and PFFUN to PF 31-0.

# 13.2.12 PORT Function Set Register (PAFUNS, PBFUNS, PCFUNS, PDFUNS, PEFUNS, PFFUNS)

PAFUNS, PBFUNS, PCFUNS, PDFUNS, PEFUNS and PFFUNS are six 32-bit PORT function set



registers. They are write-only registers.

	PA	FUI	NS,	РВ	FUI	NS,	PC	FU	NS,												0x1	001	100	44,	0x1	00	101	44,	0x1	100 <sup>-</sup>	102	44,
	PD	FU	NS,	PE	FUI	NS,	PF	FU	NS												0x	100	103	44,	0x	100	104	144	, <b>0</b> x	100	105	544
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FUNS31	FUNS30	FUNS29	FUNS28	FUNS27	FUNS26	FUNS25	FUNS24	FUNS23	FUNS22	FUNS21	FUNS20	FUNS19	FUNS18	FUNS17	FUNS16	FUNS15	FUNS14	FUNS13	FUNS12	FUNS11	FUNS10	FUNS09	FUNS08	FUNS07	FUNS06	FUNS05	FUNS04	FUNS03	FUNS02	FUNS01	FUNS00
RS	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	FUNS n	Writing 1 to FUNS n will set FUN n to 1 in register PXFUN.	W
		Writing 0 to FUNS n will no use.	

PAFUNS bits 31-0 correspond to PA31-0; PBFUNS to PB31-0; PCFUNS to PC31-0; PDFUNS to PD31-0; PEFUNS to PE31-0 and PFFUNS to PF 31-0.

# 13.2.13 PORT Function Clear Register (PAFUNC, PBFUNC, PCFUNC, PDFUNC, PEFUNC, PFFUNC)

PAFUNC, PBFUNC, PCFUNC, PDFUNC, PEFUNC and PFFUNC are six 32-bit PORT function clear registers. They are write-only registers.

	PAI																							Ť							102 105	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FUNC31	FUNC30	FUNC29	FUNC28	FUNC27	FUNC26	FUNC25	FUNC24	FUNC23	FUNC22	FUNC21	FUNC20	FUNC19	JNC1	FUNC17	FUNC16	FUNC15	FUNC14	FUNC13	FUNC12	FUNC11	FUNC10	FUNC09	FUNC08	FUNC07	FUNC06	FUNC05	FUNC04	FUNC03	FUNC02	FUNC01	FUNC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	FUNC n	Writing 1 to FUNC n will set FUN n to 0 in register PXFUN.	W
		Writing 0 to FUNC n will no use.	

PAFUNC bits 31-0 correspond to PA31-0; PBFUNC to PB31-0; PCFUNC to PC31-0; PDFUNC to PD31-0; PEFUNC to PE31-0 and PFFUNC to PF 31-0.

#### 13.2.14 PORT Select Register (PASEL, PBSEL, PCFSEL, PDSEL, PESEL, PFSEL)

PASEL, PBSEL, PCSEL, PDSEL, PESEL and PFSEL are six 32-bit PORT select registers. They are read-only registers.



	PA	SEL	., P	BSI	EL,	РС	SE	L,													0x1	001	100	<b>50</b> ,	0x1	00	101	<b>50</b> ,	0x1	100 <sup>-</sup>	102	<b>50</b> ,
	PD	SEI	L, P	ESI	EL,	PF	SE	L													0x	100	103	50,	0x	100	104	<b>150</b> ,	0x	100	105	550
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SEL31	SEL30	SEL29	SEL28	1	SEL26	1	1					SEL19		1.0	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	SEL12	SEL11	SEL10	SEL09	SEL08	1.0	SEL06	SEL05	SEL04		SEL02	SEL01	SEL00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	SEL n	Where n = 0 ~ 31 and SEL n = SEL0 ~ SEL31	R
		SEL n is used for selecting the function of GPIO.	
		When PXFUN = 0:	
		0: GPIO	
		1: Interrupt	
		When PXFUN = 1:	
		0: Alternate Function 0 <sup>*1</sup>	
		1: Alternate Function 1 <sup>*1</sup>	
		Note: 1. Please reference to Table 13-1 ~ Table 13-4 for the details.	

PASEL bits 31-0 correspond to PA31-0; PBSEL to PB31-0; PCSEL to PC31-0; PDSEL to PD31-0; PESEL to PE31-0 and PFSEL to PF 31-0.



## 13.2.15 PORT Select Set Register (PASELS, PBSELS, PCSELS, PDSELS, PESELS, PFSELS)

PASELS, PBSELS, PCSELS, PDSELS, PESELS and PFSELS are six 32-bit PORT select set registers. They are write-only registers.

	PA		1			•			- 1															- 1				•		100 <sup>-</sup>		- 1
	PD	SEI	₋S,	PE:	SEL	₋S,	PF	SEL	_S												0x	100	103	54,	<b>0</b> x	100	104	154	, <b>0</b> x	100	105	554
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SELS31	SELS30	SELS29	SELS28	SELS27	SELS26	SELS25	SELS24	SELS23	SELS22	SELS21			SELS18	LS1	SELS16	LS1	LS1	SELS13	ELS1	SELS11	ELS1	$\equiv$	$\Box$		SELS06	SELS05	SELS04	SELS03	SELS02	SELS01	SELS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	SELS n	Writing 1 to SELS n will set SEL n to 1 in register PXSEL.	W
		Writing 0 to SELS n will no use.	

PASELS bits 31-0 correspond to PA31-0; PBSELS to PB31-0; PCSELS to PC31-0; PDSELS to PD31-0; PESELS to PE31-0 and PFSELS to PF 31-0.

# 13.2.16 PORT Select Clear Register (PASELC, PBSELC, PCSELC, PDSELC, PESELC, PFSELC)

PASELC, PBSELC, PCSELC, PDSELC, PESELC and PFSELC are six 32-bit PORT select clear registers. They are write-only registers.

PASELC, PBSELC, PCSELC, 0x10010058, 0x10010158, 0x10010258, PDSELC, PESELC, PFSELC 0x10010358, 0x10010458, 0x10010558 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 .C05 SELC18 .C08 900 .C03 60O C02 -C04 000 C07 SELC14 Ś SELC1  $\mathcal{Q}$  $\mathcal{S}$  $\mathcal{D}$  $\mathcal{Q}$  $\mathcal{Q}$ SEL( SEL 띯 **RST** ? ?

Bits	Name	Description	R/W
n	SELC n	Writing 1 to SELC n will set SEL n to 0 in register PXSEL.	W
		Writing 0 to SELC n will no use.	

PASELC bits 31-0 correspond to PA31-0; PBSELC to PB31-0; PCSELC to PC31-0; PDSELC to PD31-0; PESELC to PE31-0 and PFSELC to PF 31-0.



### 13.2.17 PORT Direction Register (PADIR, PBDIR, PCDIR, PDDIR, PEDIR, PFDIR)

PADIR, PBDIR, PCDIR, PDDIR, PEDIR and PFDIR are six 32-bit PORT direction registers. They are read-only registers.

	PA	DIR	, PI	BDI	R, F	CE	DIR,	ı													0x1	001	100	60,	0x1	00 <sup>2</sup>	101	<b>60</b> ,	<b>0</b> x1	1 <b>00</b> ′	102	60,
	PD	DIR	, Pl	EDI	R, F	PFC	IR														<b>0</b> x	100	103	<mark>60</mark> ,	<b>0</b> x	100	104	160,	0x	100	105	60
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIR31	DIR30	DIR29	DIR28	DIR27	DIR26	DIR25	DIR24	DIR23	DIR22	DIR21	DIR20	DIR19	DIR18	DIR17	DIR16	DIR15	DIR14	DIR13	DIR12	DIR11	DIR10	DIR09	DIR08	DIR07	DIR06	DIR05	DIR04	DIR03	DIR02	DIR01	DIR00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	DIR n	Where n = 0 ~ 31 and DIR n = DIR0 ~ DIR31	R
		DIR n is used for setting the direction of port or setting the trigger	
		direction of interrupt trigger.	
		GPIO Direction: (GPIO Function)	
		0: INPUT	
		1: OUTPUT	
		Interrupt Trigger Direction: (Interrupt Function)	
		PXTRG = 0:	
		0: Low Level Trigger	
		1: High Level Trigger	
		PXTRG =1:	
		0: Falling Edge Trigger	
		1: Rising Edge Trigger	

PADIR bits 31-0 correspond to PA31-0; PBDIR to PB31-0; PCDIR to PC31-0; PDDIR to PD31-0; PEDIR to PE31-0 and PFDIR to PF 31-0.



# 13.2.18 PORT Direction Set Register (PADIRS, PBDIRS, PCDIRS, PDDIRS, PEDIRS, PFDIRS)

PADIRS, PBDIRS, PCDIRS, PDDIRS, PEDIRS and PFDIRS are six 32-bit PORT direction set registers. They are write-only registers.

	PAI PD		1			•			1															1				•		100 <sup>,</sup>		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIRS31	DIRS30	DIRS29	DIRS28	DIRS27	DIRS26	DIRS25	DIRS24	DIRS23	DIRS22	DIRS21	DIRS20	DIRS19	DIRS18	DIRS17	DIRS16	DIRS15	DIRS14	DIRS13	DIRS12	DIRS11	DIRS10	DIRS09	DIRS08	DIRS07	DIRS06	DIRS05	DIRS04	DIRS03	DIRS02	DIRS01	DIRS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	DIRS n	Writing 1 to DIRS n will set DIR n to 1 in register PXDIR.	W
		Writing 0 to DIRS n will no use.	

PADIRS bits 31-0 correspond to PA31-0; PBDIRS to PB31-0; PCDIRS to PC31-0; PDDIRS to PD31-0; PEDIRS to PE31-0 and PFDIRS to PF 31-0.

# 13.2.19 PORT Direction Clear Register (PADIRC, PBDIRC, PCDIRC, PDDIRC, PFDIRC)

PADIRC, PBDIRC, PCDIRC, PDIRC, PEDIRC and PFDIRC are six 32-bit PORT direction clear registers. They are write-only registers.

PADIRS, PBDIRC, PCDIRC, 0x10010068, 0x10010168, 0x10010268, PDDIRC, PEDIRC, PFDIRC 0x10010368, 0x10010468, 0x10010568 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 DIRC04 DIRC2 DIRC1 **DIRC1** DIRC1 RC1 DIRC1 DIRC1 DIR **RST** ? ? ? ? ? ? ? ?

Bits	Name	Description	R/W
n	DIRC n	Writing 1 to DIRC n will set DIR n to 0 in register PXDIR.	W
		Writing 0 to DIRC n will no use.	

PADIRC bits 31-0 correspond to PA31-0; PBDIRC to PB31-0; PCDIRC to PC31-0; PDDIRC to PD31-0; PEDIRC to PE31-0 and PFDIRC to PF 31-0.



### 13.2.20 PORT Trigger Register (PATRG, PBTRG, PCTRG, PDTRG, PETRG, PFTRG)

PATRG, PBTRG, PCTRG, PDTRG, PETRG and PFTRG are six 32-bit PORT trigger registers. They are read-only registers.

	PA <sup>T</sup>		1		•			1																							102 <sup>-</sup> 105	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRIG31	TRIG30	TRIG29	TRIG28	TRIG27	TRIG26	TRIG25	TRIG24	TRIG23	TRIG22	TRIG21	TRIG20	TRIG19	TRIG18	TRIG17	TRIG16	TRIG15	TRIG14	TRIG13	TRIG12	TRIG11	TRIG10	TRIG09	TRIG08	TRIG07	TRIG06	TRIG05	TRIG04	TRIG03	TRIG02	TRIG01	TRIG00
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
N	TRIG n	Where n = 0 ~ 31 and TRIG n = TRIG00 ~ TRIG31	R
		TRIG n is used for setting the trigger mode for interrupt.	
		When GPIO is used as interrupt function:	
		0: Level Trigger Interrupt.	
		1: Edge Trigger Interrupt.	
		When GPIO is used as alternate function:	
		0: Alternate Function Group 0.	
		1: Alternate Function Group 1.	

PATRG bits 31-0 correspond to PA31-0; PBTRG to PB31-0; PCTRG to PC31-0; PDTRG to PD31-0; PETRG to PE31-0 and PFTRG to PF 31-0.



# 13.2.21 PORT Trigger Set Register (PATRGS, PBTRGS, PCTRGS, PDTRGS, PFTRGS)

PATRGS, PBTRGS, PCTRGS, PDTRGS, PETRGS and PFTRGS are six 32-bit PORT trigger set registers. They are write-only registers.

		TRO	- 1			•				•														Ť						100 <sup>-</sup>		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRIGS31	TRIGS30	TRIGS29	TRIGS28	TRIGS27	TRIGS26	TRIGS25	TRIGS24	TRIGS23	TRIGS22	TRIGS21	TRIGS20	TRIGS19	TRIGS18	TRIGS17	TRIGS16	TRIGS15	TRIGS14	TRIGS13	TRIGS12	TRIGS11	TRIGS10	TRIGS09	TRIGS08	TRIGS07	TRIGS06	TRIGS05	TRIGS04	TRIGS03	TRIGS02	TRIGS01	TRIGS00
RS1	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
N	TRIGS n	Writing 1 to TRIGS n will set TRIG n to 1 in register PXTRG.	W
		Writing 0 to TRIGS n will no use.	

PATRGS bits 31-0 correspond to PA31-0; PBTRGS to PB31-0; PCTRGS to PC31-0; PDTRGS to PD31-0; PETRGS to PE31-0 and PFTRGS to PF 31-0.

# 13.2.22 PORT Trigger Clear Register (PATRGC, PBTRGC, PCTRGC, PDTRGC, PETRGC, PFTRGC)

PATRGC, PBTRGC, PCTRGC, PDTRGC, PETRGC and PFTRGC are six 32-bit PORT trigger clear registers. They are write-only registers.

	PAT																							Ť				Ť			102 105	•
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRIGC31	TRIGC30	TRIGC29	TRIGC28	TRIGC27	TRIGC26	TRIGC25	TRIGC24	TRIGC23	TRIGC22	TRIGC21	TRIGC20	TRIGC19	TRIGC18	TRIGC17	TRIGC16	TRIGC15	TRIGC14	TRIGC13	TRIGC12	TRIGC11	TRIGC10	TRIGC09	TRIGC08	TRIGC07	TRIGC06	TRIGC05	TRIGC04	TRIGC03	TRIGC02	TRIGC01	TRIGC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	TRIGC n	Writing 1 to TRIGC n will set TRIG n to 0 in register PXTRG.	W
		Writing 0 to TRIGC n will no use.	

PATRGC bits 31-0 correspond to PA31-0; PBTRGC to PB31-0; PCTRGC to PC31-0; PDTRGC to PD31-0; PETRGC to PE31-0 and PFTRGC to PF 31-0.



#### 13.2.23 PORT FLAG Register (PAFLG, PBFLG, PCFLG, PDFLG, PEFLG, PFFLG)

PAFLG, PBFLG, PCFLG, PDFLG, PEFLG and PFFLG are six 32-bit GPIO FLAG registers. They are read-only registers.

	PAI	FLG	, P	BFL	_ <b>G</b> ,	РС	FLC	3,													0x1	001	100	80,	0x1	00	101	<b>80</b> ,	0x1	100 <sup>-</sup>	102	80,
	PD	FLC	3, P	EFI	_G,	PF	FLC	3													0x'	100	103	80,	0x	100	104	<b>180</b> ,	0x	100	105	<b>580</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FLAG31	FLAG30	FLAG29	FLAG28	FLAG27	FLAG26	FLAG25	FLAG24	FLAG23	FLAG22	FLAG21	FLAG20	FLAG19	FLAG18	FLAG17	FLAG16	FLAG15	FLAG14	AG1	FLAG12	FLAG11	FLAG10	FLAG09	FLAG08	FLAG07	FLAG06	FLAG05	FLAG04	FLAG03	FLAG02	FLAG01	FLAG00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	FLAG n	Where n = 0 ~ 31 and FLAG n = FLAG00 ~ FLAG31	R
		FLAG n is interrupt flag bit for checking the interrupt whether to happen.	
		When GPIO is used as interrupt function and the interrupt happened, the	
		FLAG n in PXFLG will be set to 1.	

PAFLG bits 31-0 correspond to PA31-0; PBFLG to PB31-0; PCFLG to PC31-0; PDFLG to PD31-0; PEFLG to PE31-0 and PFFLG to PF 31-0.

# 13.2.24 PORT FLAG Clear Register (PAFLGC, PBFLGC, PCFLGC, PDFLGC, PFFLGC)

PAFLGC, PBFLGC, PCFLGC, PDFLGC, PEFLGC and PFFLGC are six 32-bit GPIO FLAG Clear registers. They are read-only registers.

PAFLGC, PBFLGC, PCFLGC,	0x10010014, 0x10010114, 0x10010214,
PDFLGC, PEFLGC	0x10010314, 0x10010414,0x10010514
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 13	2 11 10 9 8 7 6 5 4 3 2 1 0
FLAGC30 FLAGC29 FLAGC29 FLAGC27 FLAGC26 FLAGC27 FLAGC27 FLAGC27 FLAGC21 FLAGC21 FLAGC21 FLAGC21 FLAGC21 FLAGC21 FLAGC21 FLAGC31 FLAGC11 FLAGC11 FLAGC11 FLAGC11 FLAGC11	41414141414141414141414
RST 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0

Bits	Name	Description	R/W
n	FLAGC n	When GPIO is used as interrupt function and when write 1 to the bit, the	R
		bit FLAG n in PXFLG will be cleared.	

PAFLGC bits 31-0 correspond to PA31-0; PBFLGC to PB31-0; PCFLGC to PC31-0; PDFLGC to PD31-0; PEFLGC to PE31-0 and PFFLGC to PF 31-0.



#### 13.3 Program Guide

#### 13.3.1 GPIO Function Guide

- 1. Set PXFUN to choose the function of GPIO / Interrupt by writing 1 to register PXFUNC.
- 2. Set PXSEL to choose the function of GPIO by writing 1 to register PXSELC.
- 3. Set PXDIR to choose the direction of GPIO by writing 1 to register PXDIRS or PXDIRC.
- 4. Others.
  - a) You can read the PORT PIN level by reading register PXPIN.
  - b) You can use register PXDAT as normal data register. The register can be set by register PXDATS and PXDATC.
  - c) You can set PXPE by writing 1 to register PXPES or PXPE to use Internal pull-up/down resistor or not.

#### 13.3.2 Alternate Function Guide

- 1. Set PXFUN to 0 by writing 1 to register PXFUNC. (Ready state)
- 2. Set PXTRG to choose the alternate function group 0 by writing 1 to register PXTRGC. Set PXTRG to choose the alternate function group 1 by writing 1 to register PXTRGS.
- Set PXSEL to choose the alternate function 0 by writing 1 to register PXSELC.Set PXSEL to choose the alternate function 1 by writing 1 to register PXSELS.
- 4. Set PXFUN to choose the function of alternate function by writing 1 to register PXFUNS.

#### 13.3.3 Interrupt Function Guide

First you should keep GPIO status.

- 1. Set PXIM by writing 1 to register PXIMS.
- 2. Set PXTRG to choose the interrupt trigger mode by writing 1 to register PXTRGS or PXTRGC.
- 3. Set PXFUN to choose the function of GPIO / Interrupt by writing 1 to register or PXFUNC.
- 4. Set PXSEL to choose the Interrupt function by writing 1 to register PXSELS.
- 5. Set PXDIR to choose the direction of interrupt trigger by writing 1 to register PXDIRS or PXDIRC.
- 6. Set the PXFLGC register to clear the interrupt flag.
- 7. Clear PXIM by writing 1 to register PXIMC to enable the GPIO interrupt.
- 8. Others.

You should check the level interrupt whether to happen as follows:

 a) When the PIN level read from register PXPIN is the same with what you have set in register PXTRG and PXDIR, then the level interrupt happened.



b) When the PIN level read from register PXPIN is different from what you have set in register PXTRG and PXDIR, then the level interrupt did not happen.

### 13.3.4 Disable Interrupt Function Guide

- 1. Set PXIM by writing 1 to register PXIMS.
- 2. Set PXTRG to 0 by writing 1 to register PXTRGC.
- 3. Set PXDIR to 0 by writing 1 to register PXDIRC.
- 4. Set PXFUN to 0 by writing 1 to register or PXFUNC.
- 5. Set PXSEL to 0 by writing 1 to register PXSELC.



## 14 LCD Controller

#### 14.1 Overview

The JZ integrated LCD controller has the capabilities to driving the latest industry standard STN and TFT LCD panels. It also supports some special TFT panels used in consuming electronic products. The controller performs the basic memory based frame buffer and palette buffer to LCD panel data transfer through use of a dedicated DMA controller. Temporal dithering (frame rate modulation) is supported for STN LCD panels. And OSD is also supported for LCD controller.

#### Features:

#### (1) Basic Features:

- Support PAL/NTSC TV out. 3-components (YUV) TV out (refer TVE spec). VGA
- Support CCIR601/656 data format.
- Single and Dual panel displays in STN mode.
- Single panel displays in TFT mode.
- Display size up to 1024x576.
- Internal palette RAM 256x16 bits.

#### (2) Colors Supports:

- Encoded pixel data of 1, 2, 4, 8 or 16 BPP in STN mode.
- Support 2, 4, 16 grayscales and up to 4096 colors in STN mode.
- Encoded pixel data of 1, 2, 4, 8, 16, 18 or 24 BPP in TFT mode.
- Support 65,536(65K), 262,144(260K) and up to 16,777,216 (16M) colors in TFT mode.

### (3) Panel Supports:

- Support single STN panel and dual STN panel with 1, 2, 4, 8 data output pins.
- Support 16-bit parallel TFT panel.
- Support 18-bit parallel TFT panel.
- Support 24-bit serial TFT panel with 8 data output pins.
- Support 24-bit parallel TFT panel.
- Support Delta RGB panel.

#### (4) OSD Supports:

- Supports one single color background.
- Supports two foregrounds, and every size can be set for each foreground.
- Supports one transparency for the whole graphic.
- Supports one transparency for each pixel in one graphic.
- Supports color key and mask color key.



## 14.2 Pin Description

**Table 14-1 LCD Controller Pins Description** 

Name	I/O	Description
Lcd_pclk	Input/Output	Display device pixel clock
Lcd_vsync	Input/Output	Display device vertical synchronize pulse
Lcd_hsync	Input/Output	Display device horizontal synchronize pulse
Lcd_de	Output	Display device is STN: AC BIAS Pin
		Display device is NOT STN: data enable Pin
Lcd_d[17:0]	Output	Display device data pins
lcd_lo6_o[5:0]	Output	Display device data pins use in 24 bit parallel mode.
Lcd_spl*1	Output	Programmable special pin for generating control signals
Lcd_cls*1	Output	Programmable special pin for generating control signals
Lcd_ps*1	Output	Programmable special pin for generating control signals
Lcd_rev*1	Output	Programmable special pin for generating control signals

#### Note1:

The mode and timing of special pin Lcd\_spl, Lcd\_cls, Lcd\_ps and Lcd\_rev can be seen in **part 1.7** LCD Controller Pin Mapping.



## 14.3 Block Diagram




Figure 14-1 Block Diagram when use OSD mode






Figure 14-2 Block Diagram of STN mode (not use OSD)




Figure 14-3 Block Diagram of TFT mode (not use OSD)






Figure 14-4 Block Diagram of TV interface



### 14.4 LCD Display Timing




Figure 14-2 Display Parameters

#### Note1:

**VPS === 0** 

VSYNC pulse always start at point (0,0)

#### Note2:

H: Horizontal V: Vertical T: Total

D: Display Area P: Pulse S: Start point E: End point

#### In the (H, V) Coordinates:

- 1. The gray rectangle (0, 0) to (HT, VT) is "Virtual Area";
- 2. The blue rectangle (HDS, VDS) to (HDE, VDE) is "Display Area";
- 3. VPS, VPE defines the VSYNC signal timing; (VPS always be zero)
- 4. HPS, HPE defines the HSYNC signal timing;

All timing parameters start with "H" is measured in lcd\_pclk ticks.

All timing parameters start with "V" is measured in lcd\_hsync ticks.

This diagram describes the general LCD panel parameters, these can be set via the registers that describes in next section.



## 14.5 TV Encoder Timing

Some of Video Encoders for TV (Tele Vision) require interlaced timing interface.




Figure 14-2 TV-Encoder Display Parameters

#### Note1:

Even Field contains one more blank line.

e.g. For standard PAL timing, Odd filed has 312 lines while even field has 313 lines.

#### Note2:

Interlace mode generate 2 vsync pulse for each field. The second vsync start at (VT/2), end at (VT/2 + VPE)

#### Note3:

Display Area & Virtual Area has the same size. VDS=HDS=0, VDE=VT, HDE=HT



# 14.6 OSD Graphic




Figure 14-3 OSD Graphic

Note1:

Background is one single color and the size is the full screen.

Note2:

The size of foregrounds can be every size smaller than background.

Note3:

The order of the graphic is as follows:

(1) Top layer: Foreground 0(2) Middle layer: Foreground 1(3) Bottom layer: Background


#### 14.6.1 Color Key


This function gives user a method to implement irregular display window. User can make foreground 0 and foreground 1 to different shape. The color key has two implements mode that called color key and mask color key.

Color Key mode is mean to mask a chosen color and show others.

Mask Color Key mode is mean to only show a chosen color and mask others.








Color key mode







Mask color key mode




# 14.7 TV Graphic



## 14.7.1 Different Display Field









# 14.8 Register Description

**Table 14-2 LCD Controller Registers Description** 

Name	RW	Reset Value	Address	Access Size
LCDCFG	RW	0x00000000	0x13050000	32
LCDCTRL	RW	0x00000000	0x13050030	32
LCDSTATE	RW	0x00000000	0x13050034	32
LCDOSDC	RW	0x0000	0x13050100	16
LCDOSDCTRL	RW	0x0000	0x13050104	16
LCDOSDS	RW	0x0000	0x13050108	16
LCDBGC	RW	0x00000000	0x1305010C	32
LCDKEY0	RW	0x00000000	0x13050110	32
LCDKEY1	RW	0x00000000	0x13050114	32
LCDALPHA	RW	0x00	0x13050118	8
LCDIPUR	RW	0x00000000	0x1305011C	32
LCDRGBC	RW	0x0000	0x13050090	16
LCDVAT	RW	0x00000000	0x1305000C	32
LCDDAH	RW	0x00000000	0x13050010	32
LCDDAV	RW	0x00000000	0x13050014	32
LCDXYP0	RW	0x00000000	0x13050120	32
LCDXYP1	RW	0x00000000	0x13050124	32
LCDSIZE0	RW	0x00000000	0x13050128	32
LCDSIZE1	RW	0x00000000	0x1305012C	32
LCDVSYNC	RW	0x00000000	0x13050004	32
LCDHSYNC	RW	0x00000000	0x13050008	32
LCDPS*1	RW	0x00000000	0x13050018	32
LCDCLS*1	RW	0x00000000	0x1305001C	32
LCDSPL*1	RW	0x00000000	0x13050020	32
LCDREV*1	RW	0x00000000	0x13050024	32
LCDIID	R	0x00000000	0x13050038	32
LCDDA0	RW	0x00000000	0x13050040	32
LCDSA0	R	0x00000000	0x13050044	32
LCDFID0	R	0x00000000	0x13050048	32
LCDCMD0	R	0x00000000	0x1305004C	32
LCDOFFS0	R	0x00000000	0x13050060	32
LCDPW0	R	0x00000000	0x13050064	32
LCDCNUM0	R	0x00000000	0x13050068	32
LCDDESSIZE0	R	0x00000000	0x1305006C	32
LCDDA1*2	RW	0x00000000	0x13050050	32
LCDSA1*2	R	0x00000000	0x13050054	32
LCDFID1*2	R	0x00000000	0x13050058	32



LCDCMD1 <sup>*2</sup>	R	0x00000000	0x1305005C	32
LCDOFFS1*2	R	0x00000000	0x13050070	32
LCDPW1*2	R	0x00000000	0x13050074	32
LCDCNUM1*2	R	0x00000000	0x13050078	32
LCDDESSIZE1*2	R	0x00000000	0x1305007C	32

Note: \*1: These registers are only used for SPECIAL TFT panels.

\*2: These registers are only used for Dual Panel STN panels and use DMA channel 1 in OSD mode for TFT panels.

# 14.8.1 Configure Register (LCDCFG)

	LCDCFG 0x														x13050000																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCDPIN	TVEPEH		NEWDES	PALBP	TVEN	RECOVER	DITHER	PSM	CLSM	SPLM	REVM	HSYNM	PCLKM	INVDAT	SYNDIR	PSP	CLSP	SPLP	REVP	HSP	PCP	DEP	VSP	18/16	24	/V\\	À		MO	DE	
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Name	Description										
LCDPIN*1	LCD PIN Select bit. It is used to cho	ose the function of LCD PINS or	RW								
	SLCD PINS. The function of pins is	as follows:									
	LCDPIN	PIN SELECT									
	0	LCD PIN									
	1	SLCD PIN									
TVEPEH	TVE PAL enable extra_halfline signa	/E PAL enable extra_halfline signal.									
	KEEP THIS BIT TO 0.		RW								
NEWDES	indicate use new 8 words descriptor	licate use new 8 words descriptor or not,									
	0: use old 4 words descriptor;	use old 4 words descriptor;									
	1: use new 8 words descriptor; (add	use new 8 words descriptor; (add LCDOFFSx, LCDPWx,									
	LCDCUNMx, LCDDESSIZEx)										
	OSD mode use 8 word descriptor										
PALBP	Indicate bypass pal in BPP8, and in	OSD mode, set this bit to 1 is also	RW								
	bypass data format and alpha blend	ing.									
	0: use PAL; 1: not use PAL										
TVEN	Indicate the terminal is LCD panel o	r TV.	RW								
RECOVER	Auto recover when output FIFO und	er run 0: disable, 1: enable;	RW								
DITHER	Dither function (use when 24bpp date	ta output to a 18/16bit panel)	RW								
	0: disable, 1: enable;	disable, 1: enable;									
	Dither function use to make the pictor	ure misty, when you show a static									
	picture with few color, strongly recommend you not use it.										
	TVEPEH  NEWDES  PALBP  TVEN  RECOVER	LCDPIN*1  LCD PIN Select bit. It is used to cho SLCD PINS. The function of pins is  LCDPIN  0  1  TVEPEH  TVE PAL enable extra_halfline signs  KEEP THIS BIT TO 0.  NEWDES  indicate use new 8 words descriptor 0: use old 4 words descriptor; 1: use new 8 words descriptor; 1: use new 8 words descriptor; 0SD mode use 8 word descriptor  PALBP  Indicate bypass pal in BPP8, and in bypass data format and alpha blend 0: use PAL; 1: not use PAL  TVEN  Indicate the terminal is LCD panel of RECOVER  Auto recover when output FIFO und DITHER  Dither function (use when 24bpp dat 0: disable, 1: enable; Dither function use to make the pictor.	LCDPIN*1  LCD PIN Select bit. It is used to choose the function of LCD PINS or SLCD PINS. The function of pins is as follows:    LCDPIN								



	1		
		When you use this function both static and dynamic picture, strongly	
		recommend you to set the static picture with 16/18BPP color.	
23	PSM	PS signal mode bit: 1 – disabled, 0 – enabled.	RW
22	CLSM	CLS signal mode bit: 1 – disabled, 0 – enabled.	RW
21	SPLM	SPL signal mode bit: 1 – disabled, 0 – enabled.	RW
20	REVM	REV signal mode bit: 1 – disabled, 0 – enabled.	RW
19	HSYNM	H-Sync signal polarity choice function: 1 – disabled, 0 – enabled.	RW
18	PCLKM	Dot clock signal polarity choice function: 1 – disabled, 0 – enabled.	RW
17	INVDAT	Inverse output data: 0 – normal, 1 – inverse.	RW
16	SYNDIR	V-Sync and H-Sync direction: 0 – output, 1 – input.	RW
15	PSP	PS pin reset state	RW
14	CLSP	CLS pin reset state	RW
13	SPLP	SPL pin reset state	RW
12	REVP	REV pin reset state	RW
11	HSP	H-Sync polarity: 0 – active high, 1 – active low	RW
10	PCP	Pix-clock polarity:	RW
		0 – data translations at rising edge.	
		1 – data translations at falling edge.	
9	DEP	Data Enable polarity: 0 – active high, 1 – active low	RW
8	VSP	V-Sync polarity:	RW
		0 – leading edge is rising edge.	
		1 – leading edge is falling edge.	
7	18/16	18-bit TFT Panel or 16-bit TFT Panel. This bit will be available when	RW
		MODE [3:2] is equal to 0 and 24[6] is equal to 0,	
		0 - 16-bit TFT Panel.	
		1 - 18-bit TFT Panel.	
6	24	Set this bit to 1 for 24-bit TFT Panel	RW
5:4	PDW	STN pins utilization	RW
		Signal Panel	
		00 Lcd_d[0]	
		01 Lcd_d[0:1]	
		10 Lcd_d[0:3]	
		11 Lcd_d[0:7]	
		Dual-Monochrome Panel	
		00 Reserved	
		01 Reserved	
		10 Upper panel: lcd_d[3:0], lower panel: lcd_d[11:8]	



3:0	MODE	Display Device Me	ode Select/Output mode	RW
			LCD Panel	
		0000	Generic 16-bit/18-bit Parallel TFT Panel	
		0001	Special TFT Panel Mode1	
		0010	Special TFT Panel Mode2	
		0011	Special TFT Panel Mode3	
		0100	Non-Interlaced TV out	
		0101	Reserved	
		0110	Interlaced TV out	
		0111	Reserved	
		1000	Single-Color STN Panel	
		1001	Single-Monochrome STN Panel	
		1010	Dual-Color STN Panel	
		1011	Dual-Monochrome STN Panel	
		1100	8-bit Serial TFT	
		1101	LCM	
		1110	Reserved	
		1111	Reserved	

Note\*1

LCDPIN	PIN25	PIN24	PIN23	PIN22	PIN21	PIN20	PIN19	PIN18	PIN17-0
0	LCD								
	PCLK	VSYNC	HSYNC	DE	REV	PS	CLS	SPL	D [17:0]
1	SLCD	SLCD	SLCD						SLCD
	CLK	CS	RS						D [17:0]

The direction of PIN25 is set by register LPCDR.LCS in CPM SPEC.

The direction of PIN23 and PIN23 are set by register LCDCFG.SYNDIR

#### 14.8.2 Control Register (LCDCTRL)

Bits	Name	Description	RW
31:30	Reserved	These bits always read 0, and written are ignored.	R



29:28	BST	Burst Length Selection								
			Burst Length							
		00 4 word								
		01 8 word								
		10 16 word								
		11 reserved								
27	RGB	Bpp16 RGB mode: 0 – RGB5	665, 1 – RGB555.	RW						
		In OSD mode, this bit configuent set this bit to 0	re the foreground 0. If use parallel 18 bit,							
26	OFUP	Output FIFO under run prote	ction: 0 – disable, 1 – enable.	RW						
25:24	FRC	STN FRC Algorithm Selection	า	RW						
			Grayscale							
		00 16 grays	cale							
		01 4 graysc	ale							
		10 2 graysc	ale							
		11 Reserve	d							
23:16	PDD	Load Palette Delay Counter		RW						
15		keep this bit to 0								
14	DACTE	DAC loop back test		RW						
13	EOFM	Mask end of frame interrupt:	0 – INT-disabled, 1 –INT-enabled	RW						
12	SOFM	Mask start of frame interrupt:	0 -INT-disabled, 1 -INT-enabled	RW						
11	OFUM	Mask out FIFO under run inte	errupt: 0 –INT-disabled, 1 –INT-enabled	RW						
10	IFUM0	Mask in FIFO 0 under run int	errupt: 0 –INT-disabled, 1 –INT-enabled	RW						
9	IFUM1	Mask in FIFO 1 under run int	errupt: 0 –INT-disabled, 1 –INT-enabled	RW						
8	LDDM	Mask LCD disable done inter	rupt: 0 –INT-disabled, 1 –INT-enabled	RW						
7	QDM	Mask LCD quick disable done -INT-enabled	e interrupt: 0 –INT-disabled, 1	RW						
6	BEDN		s system Endian, 1 – reverse endian	RW						
5	PEDN	Endian in byte: 0 – msb first,	1 – Isb first	RW						
4	DIS	· · · · · · · · · · · · · · · · · · ·	: 0 – enable, 1 – in disabling or disabled	RW						
3	ENA	Enable controller: 0 – disable		W						
<b></b>	I .	1	able controller. 0 – disable, 1 – chable							



2:0	BPP	Bits Per Pixel		RW
			Bits Per Pixel	
		000	1bpp	
		001	2bpp	
		010	4bpp	
		011	8bpp	
		100	15/16bpp	
		101	18bpp/24bpp	
		110	24bpp compressed	
		111	Reserved	
		In OSD mode, t	hose bits configure the foreground 0.	

# 14.8.3 Status Register (LCDSTATE)

	LCDSTATE														<b>0</b> x	0x13050034																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																									ďδ	Reserved	EOF	SOF	OUF	IFU0	IFU1	CDD
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
7	QD	LCD Quick disable: 0 – not been quick disabled, 1 – quick disabled done.	RW
6	Reserved	These bits always read 0, and written are ignored.	R
5	EOF	End of Frame indicate bit.	RW
4	SOF	Start of Frame indicate bit.	RW
3	OUF	Out FIFO under run.	RW
2	IFU0	In FIFO 0 under run.	RW
1	IFU1	In FIFO 1 under run.	RW
0	LDD	LCD disable: 0 – not been normal disabled, 1 – been normal disabled	RW

# 14.8.4 OSD Configure Register (LCDOSDC)


LCDOSDC												<b>0</b> x	130	<b>50</b> ′	100
Bit	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	SOFM1	EOFM1	Reserved	SOFMO	EOFM0			Reserved			F1EN	FOEN	ALPHAEN	ALPHAMD	OSDEN



RST 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bits	Name	Description	RW
15	SOFM1	Start of frame interrupt mask for foreground 1.	RW
14	EOFM1	End of frame interrupt mask for foreground 1.	RW
13:12	Reserved	These bits always read 0, and written are ignored.	R
11	SOFM0	Start of frame interrupt mask for foreground 0.	RW
10	EOFM0	End of frame interrupt mask for foreground 0.	RW
9:5	Reserved	These bits always read 0, and written are ignored.	R
4	F1EN	1: Foreground 1 is enabled.	RW
		0: Foreground 1 is disabled.	
3	F0EN	1: Foreground 0 is enabled.	RW
		0: Foreground 0 is disabled.*When use slcd, F0EN must set 1.	
2	ALPHAEN	1: Alpha blending is enabled.	RW
		0: Alpha blending is disabled.	
1	ALPHAMD	Alpha blending mode.	RW
		0: One transparency for the whole graphic, and the LCDALPHA	
		register is used for transparency.	
		1: One transparency for each pixel in one graphic, and the alpha value	
		is coming from each pixel data.	
0	OSDEN	OSD mod enable	RW
		1: enabled. And you can use F0 F1	
		0: disabled	

# 14.8.5 OSD Control Register (LCDOSDCTRL)




Bits	Name	Description	RW
15	IPU	Indicate use IPU or DMA channel 1 to transport data to FIFO 1. This bit	RW
		is only use in OSD mode.	
		0: use DMA channel 1.	
		1: use IPU.	
13:5	Reserved	These bits always read 0, and written are ignored.	
4	OSDRGB	Bpp16 RGB mode: 0 – RGB565, 1 – RGB555.	RW
		This bit only use in OSD mode to configure foreground 1.	



3	CHANGES	and to Whe DO NAND Only	foreground1's n hardware fin NOT set this bi make sure the one of these (	flag, when software need change the foreground0 enable/position/size, it need set this bit to 1. hishes the change, It will clear this bit to 0. hit when you needed change size or position. The reconfigure value is different to the old one. (F0's position, F1's position, F0's size, F1's size) one time. Refer to 1.14.6	RW							
2:0	OSDBPP	Bits	Per Pixel of O	SD channel 1(this channel cannot use palette).	RW							
				Bits Per Pixel								
			000	Reserved								
			001	Reserved								
			010	Reserved								
			011	Reserved								
			100	15/16bpp								
			101	18bpp/24bpp								
			110 24bpp compressed									
			111	Reserved								
		Those bits only use in OSD mode to configure display window 1.										

## 14.8.6 OSD State Register (LCDOSDS)



Bits	Name	Description	RW
15	SOF1	Start of frame flag for foreground 1.	RW
14	EOF1	End of frame flag for foreground 1.	RW
13:12	Reserved	These bits always read 0, and written are ignored.	R
11	SOF0	Start of frame flag for foreground 0.	RW
10	EOF0	End of frame flag for foreground 0.	RW
9:1	Reserved	These bits always read 0, and written are ignored.	R
0	READY	Ready for accept the change.	R
		When this bit set 1, the software can change the descriptor's	
		LCDDESSIZE0, 1 to change the foreground size.	
		This bit will clear by hardware when the change is finished.	



## 14.8.7 Background Color Register (LCDBGC)

	LC	DE	GG																									<b>0</b> x	130	501	0C
Bit	31	30	29	28 2	7 26	3 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved						R	ed	[7:0	)]					Gı	eer	ո [7	:0]					В	lue	[7:0	0]		
рет	. 0	Λ	Λ	0 0	۸ ۱	0	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ

Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
23:16	Red	Red part or Y part of background.	RW
15:0	Green	Green part or Cb part of background.	RW
7:0	Blue	Blue part or Cr part of background.	RW

# 14.8.8 Foreground Color Key Register 0 (LCDKEY0)

	LC	DK	EY	0																									0x	130	501	110
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	KEYEN	KEYMD			Downson	ואפספו אפת					R	Red	[7:0	)]					Gr	eer	n [7:	0]					В	lue	[7:0	)]		
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bits	Name	Description	RW
31	KEYEN	The enable bit of color key for foreground 0.	RW
30	KEYMD	Color key mod: 0: color key;	RW
		1: mask color key.	
29:27	Reserved	These bits always read 0, and written are ignored.	R
23:16	Red	Red part of color key for foreground 0.	RW
15:0	Green	Green part of color key for foreground 0.	RW
7:0	Blue	Blue part of color key for foreground 0.	RW

#### 14.8.9 Foreground Color Key Register 1 (LCDKEY1)

LCDKEY1 0x13050114

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0





Bits	Name	Description	RW
31	KEYEN	The enable bit of color key for foreground 1	RW
30	KEYMD	Color key mod: 0: color key;	RW
		1: mask color key.	
29:27	Reserved	These bits always read 0, and written are ignored.	R
23:16	Red	Red part of color key for foreground 1.	RW
15:0	Green	Green part of color key for foreground 1.	RW
7:0	Blue	Blue part of color key for foreground 1.	RW

### 14.8.10 ALPHA Register (LCDALPHA)




Bits	Name	Description	RW
7:0	ALPHA	The alpha value for one graphic with one transparency.	RW

The formula of alpha blending is as follows:

$$NewPixel = \frac{\left[ (256 - Alpha) * (Foreground1\_or\_background) + Alpha * Froeground0 + 128 \right]}{256}$$


Note that foreground 1 must be overlay background

#### 14.8.11 IPU Restart (LCDIPUR)






Bits	Name	Description	RW
31	IPUREN	IPU restart function enable 0:disable; 1:enable	RW
30:24	Reserved	These bits always read 0, and written are ignored.	RW
23:0	IPUR	This register is indicating when one frame is end, how long the panel can	RW
		wait for the next frame data from IPU.	
		In common, set this number larger than frame front porch and near to	
		((HT-0) X (VPE-VPS))/3	
		This signal only use when foreground1 work in IPU mode. Trigger IPU	
		transfer the last frame again to avoid output FIFO under run.	



# 14.8.12 RGB Control (LCDRGBC)



Bits	Name	Description	RW
15	RGBDM	RGB with dummy data enable.	RW
		Only useful for RGB serial mode. If this bit set to 1, the one pixel	
		include 4 clock periods, that Red, Green, Blue and Dummy data.	
		Dummy is equal to 0.	
		0: Disable 1: Enable	
14	DMM	RGB dummy mode	
		0: R-G-B-Dummy	
		1: Dummy-R-G-B	
13:9	Reserved	These bits always read 0, and written are ignored.	RW
8	YCC	Change RGB to YCbCr	RW
		0: not change; 1: change to YUV	




		This bit only use in to TV encoder.	OSD mode. Change RGB data to YCbYCr and sent							
			the data will be translated as 16 bits parallel. And							
			nly half of it will be transfer. (YCb or YCr in one pixel). If you not use							
			, , , ,							
			/ encoder, please set this bit to 0.							
			ction with IPU transfer data to an interlaced TV,							
		·	ase set IPU output as RGB 888, and OSDBPP to 24. or IPU output							
			E(YCbYCr) and OSDBPP to 16.							
7	Reserved	_	read 0, and written are ignored.	RW						
6:4	OddRGB		B data arrangement, useful for RGB serial mode	RW						
		-	ce that you must set 000 when use 16/18parallel							
		mode.								
			,							
			RGB mode							
		000	RGB							
		001	RBG							
		010	GRB							
		011	GBR							
		100	BRG							
		101	BGR							
		110	Reserved							
		111	Reserved							
3	Reserved	These bits always	read 0, and written are ignored.	RW						
2:0	EvenRGB	Even line serial RO	GB data arrangement, useful for RGB serial mode	RW						
		only. *Please notic	ce that you must set 000 when use 16/18parallel							
		mode.	·							
			RGB mode							
		000	RGB							
		001	RBG							
		010	GRB							
		011	GBR							
		100	BRG							
		101	BGR							
		110	Reserved							
		111	Reserved							

# 14.8.13 Virtual Area Setting (LCDVAT)


LCDVAT 0x1305000C





Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	HT	Horizontal Total size (in dot clock, sum of display area and blank space)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	VT	Vertical Total size (in line clock, sum of display area and blank space)	RW

### 14.8.14 Display Area Horizontal Start/End Point (LCDDAH)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	HDS	Horizontal display area start (in dot clock)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	HDE	Horizontal display area end (in dot clock)	RW


#### 14.8.15 Display Area Vertical Start/End Point (LCDDAV)

	LC	DD	AV																										0x	130	500	014
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Reserved							VD	S							Received								VE	DE					
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	VDS	Vertical display area start position (in line clock)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	VDE	Vertical display area end position (in line clock)	RW




#### 14.8.16 Foreground 0 XY Position Register (LCDXYP0)




Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	YPOS	The Y position of top-left part for foreground 0.	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	XPOS	The X position of top-left part for foreground 0.	RW

#### 14.8.17 Foreground 1 XY Position Register (LCDXYP1)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	YPOS	The Y position of top-left part for foreground 1.	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	XPOS	The X position of top-left part for foreground 1.	RW

#### 14.8.18 Foreground 0 Size Register (LCDSIZE0)






Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	Height	The height of foreground 0.	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	Width	The width of foreground 0.	RW


When use TVE interlaced mode, please set the area of F0 and F1 aligned with BST.

#### 14.8.19 Foreground 1 Size Register (LCDSIZE1)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	Height	The height of foreground 1.	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	Width	The width of foreground 1.	RW


#### 14.8.20 Vertical Synchronize Register (LCDVSYNC)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	VPS	V-Sync Pulse start position, fixed to 0 (in line clock)	R
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	VPE	V-Sync Pulse end position (in line clock)	RW


#### 14.8.21 Horizontal Synchronize Register (LCDHSYNC)





Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	HPS	H-Sync pulse start position (in dot clock)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	HPE	H-Sync pulse end position (in dot clock)	RW

#### 14.8.22 PS Signal Setting (LCDPS)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	PSS	PS signal start position (in dot clock).	RW
		In STN mode, PS signal is ignored. But this register is used to define the	
		AC BIAS signal. AC BIAS signal will toggle very N lines per frame. PSS	
		defines the Toggle position.	
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	PSE	PS signal end position (in dot clock).	RW
		In STN mode, PSE defines N, which described in PSS.	

### 14.8.23 CLS Signal Setting (LCDCLS)

	LCDCLS																						0x	130	500	)1C
Bit	31 30 29 28	27 26	25 24	23	22 21	20	19	18	17	16	15	14 1	3	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved				CLSS							Reserved								CL	SE					



#### 

Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	CLSS	CLS signal start position (in dot clock)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	CLSE	CLS signal end position (in dot clock)	RW

### 14.8.24 SPL Signal Setting (LCDSPL)

	LC	DS	PL																										0x	130	500	020
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 19 19 19 19 19 19 19 19 19 19 19 19 19																Doygood	ואפספו אפת							SP	LE					
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	SPLS	SPL signal start position (in dot clock)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	SPLE	SPL signal end position (in dot clock)	RW

<sup>\*</sup> In test mode this register use to keep TV encoder module's output data: comp\_luma([25:16]) and chroma([9:0]).

## 14.8.25 REV Signal Setting (LCDREV)

	L	CD	RE\	/																									0x	130	500	24
Bit	31	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		REVS																							Deviesel ved							
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	REVS	REV signal start position (in dot clock)	RW
15:0	Reserved	These bits always read 0, and written are ignored.	R



#### 14.8.26 Interrupt ID Register (LCDIID)

LCDIID is a read-only register that contains a copy of the Frame ID register (LCDFID) from the descriptor currently being processed when a start of frame (SOF) or end of frame (EOF) interrupt is generated. LCDIID is written to only when an unmasked interrupt of the above type is signaled and there are no other unmasked interrupts in the LCD controller pending. As such, the register is considered to be sticky and will be overwritten only when the signaled interrupt is cleared by writing the LCD controller status register. For dual-panel displays, LCDIID is written only when both channels have reached a given state.

LCDIID is written with the last channel to reach that state. (i.e. LCDFID of the last channel to reach SOF would be written in LCDIID if SOF interrupts are enabled). Reserved bits must be written with zeros and reads from them must be ignored.



Bits	Name	Description	RW
31:0	IID	A copy of Frame ID register, which transferred from Descriptor.	RW

#### 14.8.27 Descriptor Address Register0, 1 (LCDDA0, 1)

A frame descriptor is a 4-word block, aligned on 4-word (16-byte) boundary, in external memory:

WORD [0] contains the physical address for next LCDDAx

WORD [1] contains the physical address for LCDSAx

WORD [2] contains the value for LCDFIDx

WORD [3] contains the value for LCDCMDx


Software must write the physical address of the first descriptor to LCDDAx before enabling the LCD Controller. Once the LCD Controller is enabled, the first descriptor is read, and all 4 registers are written by the DMAC. The next frame descriptor pointed to by LCDDAx is loaded into the registers for the associated DMA channel after all data for the current descriptor has been transferred.

**Note:** If only one frame buffer is used in external memory, the LCDDAx field (word [0] of the frame descriptor) must point back to itself. That is to say, the value of LCDDAx is the physical address of itself.

Read/write registers LCDDA0 and LCDDA1, corresponding to DMA channels 0 and 1, contain the physical address of the next descriptor in external memory. The DMAC fetches the descriptor at this




location after finishing the current descriptor. On reset, the bits in this register are zero. The target address must be aligned to 16-byte boundary. Bits [3:0] of the address must be zero.



Bits	Name	Description	RW
31:0	DA0, 1	Next descriptor physical address. And descriptor structure as following:	RW
		WORD [0]: next descriptor physical address.	
		WORD [1]: the buffer physical address.	
		WORD [2]: the buffer ID value. (Only for debug)	
		WORD [3]: the buffer property. The value is same as LCDCMD.	

#### 14.8.28 Source Address Register0, 1 (LCDSA0, 1)

Registers LCDSA0 and LCDSA1, corresponding to DMA channels 0 and 1, contain the physical address of frame buffer or palette buffer in external memory. The address must be aligned on a 4, 8, or 16 word boundary according to register LCDCTRL.BST. If this descriptor is for palette data, LCDSA0 points to the memory location of the palette buffer. If this descriptor is for frame data, LCDSAx points to the memory location of the frame buffer. This address is incremented by hardware as the DMAC fetches data from memory. If desired, the Frame ID Register can be used to hold the initial frame source address.




Bits	Name	Description	RW
31:0	SA0, 1	Buffer start address. (Only for driver debug)	R

#### 14.8.29 Frame ID Register0 (LCDFID0, 1)

Registers LCDFID0 and LCDFID1, corresponding to DMA channels 0 and 1, contain an ID field that describes the current frame. The particular use of this field is up to the software. This ID register is copied to the LCD Controller Interrupt ID Register when an interrupt occurs.





Bits	Name	Description	RW
31:0	FID0, 1	Frame ID. (Only for debug)	R

# 14.8.30 DMA Command Register0, 1 (LCDCMD0, 1)


	LC	DCI	MD	0, L	CD	СМ	D1																		0x1	30	500	4C,	0x	130	500	5C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SOFINT	EOFINT	CMD	PAL		Dogwood	ואפפפואפת													LE	ΞN											
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31	SOFINT	Enable start of frame interrupt.	R
		When SOFINT =1, the DMAC sets the start of frame bit	
		(LCDSTATE.SOF) when starting a new frame. The SOF bit is set after a	
		new descriptor is loaded from memory and before the palette/frame data	
		is fetched. In dual-panel mode, LCDSTATE.SOF is set only when both	
		channels reach the start of frame and both frame descriptors have	
		SOFINT set. SOFINT must not be set for palette descriptors in dual-panel	
		mode, since only one channel is ever used to load the palette descriptor.	
30	EOFINT	Enable end of frame interrupt.	R
		When EOFINT =1, the DMAC sets the end of frame bit (LCDSTATE.EOF)	
		after fetching the last word in the frame buffer. In dual-panel mode,	
		LCDSTATE.EOF is set only when both channels reach the end of frame	
		and both frame descriptors have EOFINT set. EOFINT must not be set for	
		palette descriptors in dual-panel mode, since only one channel is ever	
		used to load the palette descriptor.	
29	CMD	It is used to distinguish command and data in lcm mode. And it is only	R
		loaded via DMA channel 0.	
		1: The data is command.	
		0: The data is data.	
28	PAL	The descriptor contains a palette buffer.	R
		PAL indicates that data being fetched will be loaded into the palette RAM.	



		If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 mode, software must load the palette at least once after	
		enabling the LCD. In bpp16 mode, PAL must be 0.	
27:24	Reserved	These bits always read 0, and written are ignored.	R
23:0	LEN	The buffer length value (in WORD).	R
		The LEN bit field determines the number of bytes of the buffer size	
		pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to	
		LEN. Each time one or more word(s) been fetched, LEN is decreased	
		automatically. Software can read LEN.	

## 14.8.31 DMA OFFSIZE Register0, 1 (LCDOFFS0, 1)



Bits	Name	Description	RW
23:0	OFFSIZE0, 1	OFFSIZE value for DMA 0,1. Indicate the offset in word.	R
		*please notice that when you need OFFSIZE function, to set this reg	
		to an un-zero value and also need to set LCDPW0, 1 to indicate how	
		much word in one line of this frame.	

#### 14.8.32 DMA Page Width Register0, 1 (LCDPW0, 1)

# 

Bits	Name	Description	RW
23:0	PAGEWIDTH0, 1	Page width for DMA 0,1	R
		* When you set LCDOFFS.OFFSIZE0/1 to 0, you need not care	
		the PAGEWIDTH0/1	



#### 14.8.33 DMA Commend Counter Register0, 1 (LCDCNUM0,1)

LCD mode).

When LCDCMD.CMD = 1, 0x13050068, 0x13050078 is use as LCDCNUM0, 1

LCDCNUM0, LCDCNUM1 0x13050068, 0x13050078 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 **CNUM** 

Bits	Name	Description	RW
7:0	CNUM0,1	Commands' number in this frame transfer by DMA (only use in Smart	R

#### 14.8.34 Foreground 0 Size in Descriptor0, 1 Register (LCDDESSIZE0, 1)

When LCDCMD.CMD = 0, 0x1305006C, 0x1305007C is use as LCDDESSIZE0, 1, to indicator the next frame foreground0, 1's size.

LCDDESSIZEO, 1 0x1305006C, 0x1305007C Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Height Width 

Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	Height	The height of foreground 0.	R
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	Width	The width of foreground 0.	R



# 14.9 LCD Controller Pin Mapping

There are several mapping schemes for different LCD panels.

## 14.9.1 TFT and CCIR Pin Mapping

	Generic 8-bit		neric 6-bit	-	cial T 1	_	cial T 2	_	cial T 3	CCIR656	CCIR601
Pin	Serial	Parallel		18/16-bit		18/16-bit		18/16-bit		8-bit	16-bit
	TFT		FT		allel		allel		allel		
Lcd_pclk/	CLK	CLK		DCL	K	CLK		HCL	K	CLK	CLK
Slcd_clk											
Lcd_vsync/	VSYNC	VSY	NC	SPS		GSR	lT.	STV		VSYNC	VSYNC
Slcd_cs								a=			
Lcd_hsync/	HSYNC	HSY	NC	LP		GPC	K	STH		HSYNC	HSYNC
Slcd_rs	DE										
Lcd_de	DE	DE		-		-		-		-	-
Lcd_ps	-	-		Puls		Togg		Togg		-	-
Lcd_cls	-	-		Puls		Puls		Puls		-	-
Lcd_rev	-	-		Togg		Togg		Togg		-	-
Lcd_spl	-	-		Puls		Puls		Tog		-	-
Lcd_dat17	-	R5	-	R5	-	R5	-	R5	-	-	-
Lcd_dat16	-	R4	-	R4	-	R4	-	R4	-	-	-
Lcd_dat15	-	R3	R5	R3	R5	R3	R5	R3	R5	-	D15
Lcd_dat14	-	R2	R4	R2	R4	R2	R4	R2	R4	-	D14
Lcd_dat13	-	R1	R3	R1	R3	R1	R3	R1	R3	-	D13
Lcd_dat12	-	R0	R2	R0	R2	R0	R2	R0	R2	-	D12
Lcd_dat11	-	G5	R1	G5	R1	G5	R1	G5	R1	_	D11
Lcd_dat10	-	G4	G5	G4	G5	G4	G5	G4	G5	-	D10
Lcd_dat9	-	G3	G4	G3	G4	G3	G4	G3	G4	-	D9
Lcd_dat8	-	G2	G3	G2	G3	G2	G3	G2	G3	-	D8
Lcd_dat7	R7/G7/B7	G1	G2	G1	G2	G1	G2	G1	G2	D7	D7
Lcd_dat6	R6/G6/B6	G0	G1	G0	G1	G0	G1	G0	G1	D6	D6
Lcd_dat5	R5/G5/B5	B5	G0	B5	G0	B5	G0	B5	G0	D5	D5
Lcd_dat4	R4/G4/B4	B4	B5	B4	B5	B4	B5	B4	B5	D4	D4
Lcd_dat3	R3/G3/B3	ВЗ	B4	В3	B4	В3	B4	В3	B4	D3	D3
Lcd_dat2	R2/G2/B2	B2	В3	B2	В3	B2	В3	B2	В3	D2	D2
Lcd_dat1	R1/G1/B1	B1	B2	B1	B2	B1	B2	B1	B2	D1	D1
Lcd_dat0	R0/G0/B0	В0	B1	В0	B1	В0	B1	В0	B1	D0	D0



## TFT 24 bit parallel mode

Pin	24 bit Parallel
Lcd_pclk/	CLK
Slcd_clk	
Lcd_vsync/SI	VSYNC
cd_cs	
Lcd_hsync/SI	HSYNC
cd_rs	
Lcd_de	DE
Lcd_ps	-
Lcd_cls	-
Lcd_rev	-
Lcd_spl	-
Lcd_dat17	R7
Lcd_dat16	R6
Lcd_dat15	R5
Lcd_dat14	R4
Lcd_dat13	R3
Lcd_dat12	R2
Lcd_dat11	G7
Lcd_dat10	G6
Lcd_dat9	G5
Lcd_dat8	G4
Lcd_dat7	G3
Lcd_dat6	G2
Lcd_dat5	B7
Lcd_dat4	B6
Lcd_dat3	B5
Lcd_dat2	B4
Lcd_dat1	B3
Lcd_dat0	B2
Lcd_lo6_o[5]	R1
Lcd_lo6_o[4]	R0
Lcd_lo6_o[3]	G1
Lcd_lo6_o[2]	G0
Lcd_lo6_o[1]	B1
Lcd_lo6_o[0]	B0



# 14.9.2 Single Panel STN Pin Mapping

Pin	Color STN	Mono STN				
	PDW=3	PDW=0	PDW=1	PDW=2	PDW=3	
Lcd_pclk	CLK	CLK	CLK	CLK	CLK	
Lcd_vsync	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC	
Lcd_hsync	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC	
Lcd_de	BIAS	BIAS	BIAS	BIAS	BIAS	
Lcd_ps	-	-	-	-	-	
Lcd_cls	-	-	-	-	-	
Lcd_rev	-	-	-	-	-	
Lcd_spl	-	-	-	-	-	
Lcd_dat17	-	-	-	-	-	
Lcd_dat16	-	-	-	-	-	
Lcd_dat15	-	-	-	-	-	
Lcd_dat14	-	-	-	-	-	
Lcd_dat13	-	-	-	-	-	
Lcd_dat12	-	-	-	-	-	
Lcd_dat11	-	-	-	-	-	
Lcd_dat10	-	-	-	-	-	
Lcd_dat9	-	-	-	-	-	
Lcd_dat8	-	-	-	-	-	
Lcd_dat7	D7	-	-	-	D7	
Lcd_dat6	D6	-	-	-	D6	
Lcd_dat5	D5	-	-	-	D5	
Lcd_dat4	D4	-	-	-	D4	
Lcd_dat3	D3	-	-	D3	D3	
Lcd_dat2	D2	-	-	D2	D2	
Lcd_dat1	D1	-	D1	D1	D1	
Lcd_dat0	D0	D0	D0	D0	D0	



# 14.9.3 Dual Panel STN Pin Mapping

Pin	Color STN	Mono STN				
	PDW=3	PDW=0	PDW=1	PDW=2	PDW=3	
Lcd_pclk	CLK	-	-	CLK	CLK	
Lcd_vsync	VSYNC	-	-	VSYNC	VSYNC	
Lcd_hsync	HSYNC	-	-	HSYNC	HSYNC	
Lcd_de	BIAS	-	-	BIAS	BIAS	
Lcd_ps	-	-	-	-	-	
Lcd_cls	-	-	-	-	-	
Lcd_rev	-	-	-	-	-	
Lcd_spl	-	-	-	-	-	
Lcd_dat17	-	-	-	-	-	
Lcd_dat16	-	-	-	-	-	
Lcd_dat15	UD7	-	-	-	UD7	
Lcd_dat14	UD6	-	-	-	UD6	
Lcd_dat13	UD5	-	-	-	UD5	
Lcd_dat12	UD4	-	-	-	UD4	
Lcd_dat11	UD3	-	-	UD3	UD3	
Lcd_dat10	UD2	-	-	UD2	UD2	
Lcd_dat9	UD1	-	-	UD1	UD1	
Lcd_dat8	UD0	-	-	UD0	UD0	
Lcd_dat7	LD7	-	-	-	LD7	
Lcd_dat6	LD6	-	-	-	LD6	
Lcd_dat5	LD5	-	-	-	LD5	
Lcd_dat4	LD4	-	-	-	LD4	
Lcd_dat3	LD3	-	-	LD3	LD3	
Lcd_dat2	LD2	-	-	LD2	LD2	
Lcd_dat1	LD1	-	-	LD1	LD1	
Lcd_dat0	LD0	-	-	LD0	LD0	



# 14.10 Display Timing

## 14.10.1 General 16-bit and 18-bit TFT Timing

This section shows the general 16-bit and 18-bit TFT LCD timing diagram, the polarity of signal "Vsync", "Hsync", and "PCLK" can be programmed correspond to the LCD panel specification.




Figure 14-2 General 16-bit and 18-bit TFT LCD Timing



#### 14.10.2 8-bit Serial TFT Timing

This section shows the 8-bit serial TFT LCD timing diagram, the polarity of signal "Vsync", "Hsync", and "PCLK" can be programmed correspond to the LCD panel specification.




Figure 14-3 8-bit serial TFT LCD Timing (24bpp)



#### 14.10.3 Special TFT Timing

Based on the general TFT LCD support, this controller also provides 4 special signals that can be programmed to general some special timing used for some panel. All 4 signals are worked in two modes: pulse mode and toggle mode. Signal "CLS" is fixed in pulse mode, and "REV" in toggle mode. The work mode of signals "SPL" and "PS" are defined in the special TFT LCD mode 1 to mode 3, either pulse mode or toggle mode. The position and polarity of these 4 signals can be programmed via registers. The Figures show the two modes as follows: (The toggle mode of signal "SPL" is different with the others signal. "SPL" does toggle after display line.)




Figure 14-4 Special TFT LCD Timing 1




Figure 14-5 Special TFT LCD Timing 2

These two Figures show the timing of pulse mode and toggle mode, the pulse mode timing is same



and the toggle mode timing is different. Timing 1 shows the condition when the total lines in 1 frame is odd (the number of display is even and the number of blank is odd), so the phase of REV inverse at the first line of each frame and the phase of SPL dose not inverse at the first line of each frame. Timing 2 shows the condition when the total lines in 1 frame is even (the number of display is even and the number of blank is even), so the phase of REV and SPL dose not inverse at the first line of each frame.

When LCDC is enabled ,there will be a null line to be add before transferring data to LCD panel. So the toggle mode exept SPL signal of special 3 TFT mode is when reset level is high,the first valid edge will be rising edge. SPL signal of special 3 TFT mode is when reset level is high,the first valid edge will be falling edge.

## 14.10.4 Delta RGB panel timing

This section shows the Delta RGB timing diagram, the polarity of signal "Vsync", "Hsync", and "PCLK" can be programmed. And the odd/even line RGB order also can be programmed correspond to the LCD panel specification.





Figure 14-6 Delta RGB timing



## 14.10.5 RGB Dummy mode timing

This section shows the RGB Dummy diagram, the polarity of signal "Vsync", "Hsync", and "PCLK" can be programmed.



\*Dummy = 0

Figure 14-7 RGB Dummy timing



#### 14.11 Format of Palette

This LCD controller contains a palette RAM with 256-entry x 16-bit used only for BPP8, BPP4, BPP2 and BPP1. Palette RAM data is loaded directly from the external memory palette buffer by DMAC channel 0. Each word of palette buffer contains 2 palette entries.

- 1. In 8-bpp modes, palette buffer size is128 words.
- 2. In 4-bpp modes, palette buffer size is 8 words.
- 3. In 2-bpp modes, palette buffer size is 2 words.
- 4. In 1-bpp modes, palette buffer size is 1 word.
- 5. In 16/18/24-bpp modes, has no palette buffer.

Palette buffer base address	Bit: 31 16	Bit: 15 0
Palette entry	Entry-1 bit: 15 0	Entry-0 bit: 15 0
Palette buffer base address + 4	Bit: 31 16	Bit: 15 0
Palette entry	Entry-3 bit: 15 0	Entry-2 bit: 15 0
Palette buffer base address + 8	Bit: 31 16	Bit: 15 0
Palette entry	Entry-5 bit: 15 0	Entry-4 bit: 15 0

#### 14.11.1 STN

For STN Panel, 16-bpp pixel data is encoded with RGB 565 or RGB 555.

Please refer to register LCDCTRL.RGB.

BPP 16, RGB 565, pixel encoding for STN Panel

_	14														
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0

BPP 16, RGB 555, pixel encoding for STN Panel

_		_			-	_	-		6	-		-			-	
0	R4	R3	R2	R1	R0	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0	

#### 14.11.2 TFT

BPP 16, RGB 565, pixel encoding for TFT Panel

_							8									
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0	l

Note: For BPP 16, 18, 24, palette is bypass.



## 14.12 Format of Frame Buffer

## 14.12.1 16bpp

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## 14.12.2 18bpp

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	R5	R4	R3	R2	R1	R0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## 14.12.3 24bpp

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	R7	R6	R5	R4	R3	R2	R1	R0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## 14.12.4 16bpp with alpha

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A7	A6	A5	A4	А3	A2	A1	A0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## 14.12.5 18bpp with alpha

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A7	A6	A5	A4	А3	A2	A1	A0	R5	R4	R3	R2	R1	R0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



## 14.12.6 24bpp with alpha

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A7	A6	A5	A4	А3	A2	A1	A0	R7	R6	R5	R4	R3	R2	R1	R0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			G4	G3	G2	G1	G0			B5	B4	В3	B2	B1	В0

G/	Go	Go	G4	GS	G2	GI	GU	В/	ВО	BO	B4	ВЗ	BZ	ВІ	BU
		_			_										
14.12	2.7 24	lbpp c	compr	essec	t										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			BLUE	1 [7:0	]						RED (	7:0]			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			GREE	N 0 [7:	0]						BLUE	0 [7:0]			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			GLEE	N 2 [7:0	0]						BLUE	2 [7:0]			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RED	1 [7:0]						(	GLEEN	l 1 [7:0	]		
<u> </u>															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
٠.	30	29	20										. •		. •
	30	23		3 [7:0]						(	GLEEN				
15	14	13				9	8	7	6	5	GLEEN 4			1	0

## 14.13 Format of Data Pin Utilization

## 14.13.1 Mono STN

In Mono STN mode, data pin pixel ordering of one LCD screen row. Column 0 is the first pixel of a screen row.

			Upper	panel				
Panel data width	Col0	Col1	Col2	Col3	Col4	Col5	Col6	Col7
1 bit	D0	D0	D0	D0	D0	D0	D0	D0
2 bit	D1	D0	D1	D0	D1	D0	D1	D0
4 bit	D3	D2	D1	D0	D3	D2	D1	D0
8 bit	D7	D6	D5	D4	D3	D2	D1	D0
		Lower	panel (du	al-panel	mode)			
4 bit	D11	D10	D9	D8	D11	D10	D9	D8
8 bit	D15	D14	D13	D12	D11	D10	D9	D8



#### 14.13.2 Color STN

In Color STN mode, data pin pixel ordering of one LCD screen row. Column 0 is the first pixel of a screen row.

	Upper panel									
Col0 (R)	Col0 (G)	Col0 (B)	Col1 (R)	Col1 (G)	Col1 (B)	Col2 (R)	Col2 (G)			
D7	D6	D5	D4	D3	D2	D1	D0			
		Lo	wer panel (d	lual-panel mo	de)					
D15	D14	D13	D12	D11	D10	D9	D8			

#### 14.13.3 18-bit Parallel TFT

	Col0 (RGB)																
D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

#### 14.13.4 16-bit Parallel TFT

	Col0 (RGB)														
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

## 14.13.5 8-bit Serial TFT (24bpp)

	CoI0 (R)								
D7	D6	D5	D4	D3	D2	D1	D0		
			Col	) (G)					
D7	D6	D5	D4	D3	D2	D1	D0		
	Col0 (B)								
D7	D6	D5	D4	D3	D2	D1	D0		

## 14.14 LCD Controller Operation

## 14.14.1 Set LCD Controller Device Clock and Pixel Clock

The LCD Controller has 2 clock input: device clock and pixel clock. The both clocks are generated by CPM (Clock and Power Manager). The frequency of the 2 clocks can be set by CPM registers. CPM registers CPCCR.LDIV and CPCCR.PCS set LCD device clock division ratio, and LPCDR set LCD pixel clock division ratio. Please refer to CPM spec for detail.

LCD device clock is the LCD controller's internal clock while LCD pixel clock is output to drive LCD



panel. There have 2 rules for LCD clocks:

- (1) For TFT Panel, the frequency of LCD device clock must be at least 1.5 times of LCD pixel clock.
- (2) For STN Panel, the frequency of LCD device clock must be at least 3 times of LCD pixel clock.

LCD panel determines the frequency of LCD pixel clock.

#### 14.14.2 Enabling the Controller

If the LCD controller is being enabled for the first time after system reset or sleep reset, all of the LCD registers must be programmed as follows:

- (1) Write the frame descriptors and, if needed, the palette descriptor to memory.
- (2) Program the entire LCD configuration registers except the Frame Descriptor Address Registers (LCDDAx) and the LCD Controller enable bit (LCDCTRL.ENA).
- (3) Program LCDDAx with the memory address of the palette/frame descriptor.
- (4) Enable the LCD controller by writing to LCDCTRL.ENA.

If the LCD controller is being re-enabled, there has not been a reset since the last programming; only the registers LCDDAx and LCDCTRL.ENA need to be reprogrammed. The LCD Controller Status Register (LCDSTATE) must also be written to clear any old status flags before re-enabling the LCD controller.

Once the LCD controller has been enabled, do not write new values to LCD registers except LCDCTRL.ENA or DIS or LCDDA0/1 or LCDOSDC.F0/1EN.

## 14.14.3 Disabling the Controller

The LCD controller can be disabled in two ways: regular and quick.

#### (1) Regular disabling:

Regular disabling is accomplished by setting the disable bit, LCDCTRL.DIS. The other bits in LCDCTRL must not be changed — read the register, set the DIS bit, and rewrite the register. This method causes the LCD controller to stop cleanly at the end of a frame. The LCD Disable Done bit, LCDSTATE.LDD, is set when the LCD controller finishes displaying the last frame, and the enable bit, LCDCTRL.ENA, is cleared automatically by hardware.

LCDCTRL.DIS must be set zero when enabling the controller.



#### (2) Quick disabling:

Quick disabling is accomplished by clearing the enable bit, LCDCTRL.ENA. The LCD controller will finish any current DMA transfer, stop driving the panel, setting the LCD Quick Disable bit (LCDSTATE.QD) and shut down immediately. This method is intended for situations such as a battery fault, where system bus traffic has to be minimized immediately so the processor can have enough time to store critical data to memory before the loss of power. The LCD controller must not be re-enabled until the QD bit is set, indicating that the quick shutdown is complete. Do not set the DIS bit when a quick disabling command has been issued.

**Note:** It is strongly recommended that software set the "LCD Module Stop Bit" in PMC to shut down LCDC clock supply to save power consumption after disable LCDC. Please refer to PMC for detailed information.

#### 14.14.4 Resetting the Controller

At reset, the LCD Controller is disabled. All LCD Controller Registers are reset to the conditions shown in the register descriptions.

#### 14.14.5 Frame Buffer & Palette Buffer

The starting address of frame buffer stored in external memory must be aligned to 4, 8 or 16 words boundary according to register LCDCTRL.BST. The length of buffer must be multiple of word (32-bit).

If LCDCTRL .BST = 0, align frame and palette buffer to 16 word boundary

If LCDCTRL .BST = 1, align frame and palette buffer to 8 word boundary

If LCDCTRL .BST = 2, align frame and palette buffer to 4 word boundary

One frame buffer contains encoded pixel data of multiple of screen lines; each line of encoded pixel data must be aligned to word boundary. If the length of a line is not the multiple of word, extra bits must be applied to reach a word boundary. It is suggested that the extra bits to be set zero.

#### 14.14.6 CCIR601/CCIR656

CCIR601: just as 16bit-parallel output.

CCIR656: need external encoder, or software designer need give digital blanking data and timing reference signal in data buffer.

#### 14.14.7 OSD Operation

#### 1.Normal process:

- a. Configuration
  - \* LCDCFG and LCDCTRL



- \* LCDOSDC and LCDOSDCTRL
- \* LCDRGBC and LCDIPUR
- b. Set Color
  - \* LCDBGC, LCDKEY0, LCDKEY1, LCDALHPA
- c. Set Display
  - \* LCDVAT, LCDDAH, LCDDAV
  - \* LCDXYP0, LCDXYP1, LCDSIZE0, LCDSIZE1
  - \* LCDVSYNC, LCDHSYNC
- d. Set DMAC
  - \* LCDIID
  - \* LCDDA0, LCDSA0, LCDFID0, LCDCMD0, LCDOFFS0, LCDPW0, LCDCNUM0, LCDDESSIZE0
  - \* LCDDA1, LCDSA1, LCDFID1, LCDCMD1, LCDOFFS1, LCDPW1, LCDCNUM1, LCDDESSIZE1
- e. Enable LCDC
- f. Check the state from register LCDSTATE and LCDOSDS
  - · Reconfigure OSD

If foreground0 and foreground1 (enable, position, size)need to reconfigure during display process, there has two methods.

Method1:(recommend in TFT and SLCD):

Reconfigure the relate Register after disable LCDC.

In TFT mode, use normal disable to avoid lcd panel flicker.

In SLCD mode, use quick disable (smart LCD could keep the frame by its inner buffer).


After disable LCDC, you can reconfigure any register/descriptor, but please make sure this process is quick enough in TFT mode (less than the interval between two frame).

Method2:

## Dynamic reconfigure the register:

You can reconfigure some register(LCDOSDC.F0/1EN) during display process but there some rule you must follow:

1) Foreground 0/1 are at last 1 line less than background



2) Foreground 0 and foreground 1's data can not less than 33 words (except 0 word).



Or you only can change those register after disable LCDC.

1.When use TFT panel. During the display process, you can re-configure the LCDOSDC.F0EN, LCDCOSDC.F1EN; (You can not change them when use SLCD or TVE) but the new configuration will recognized by LCDC module after finished a complete frame. If you need to re-configure LCDOSDCTRL.IPU to select IPU or DMA channel 1, you need to follow the process below:

- Quick or Normal disable LCDC(SLCD only can use Quick disable)
- o Configure the LCDOSDCTRL to set IPUEN, and then enable LCD.

#### To change IPU to DMA1 you can:

- Quick or Normal disable LCDC(SLCD only can use Quick disable)
- Configure the LCDOSDCTRL to set IPUEN = 0, and then enable LCD.

2.During the display process, while foreground 1 use IPU, to change size of foreground 1 you need follow the step shown bellow.

- a. Quick or Normal disable LCDC (SLCD only can use Quick disable).
- b. Configure the IPU, and LCDSIZE1.
  - Run IPU and enable LCDC.

3. You **CAN NOT** change BPP or OSDBPP during the display process. if you want to change them first you should disable LCDC, change the BPP or OSDBPP and then enable LCDC.

If you need not use Foreground0 during the whole display process. set BPP to 5.

4. You can change LCDSIZE0/1 during display process without disable LCD controller.

#### method 1:

- a. Set LCDCOSDC.F0/1EN = 0 (follow the rule above)
- b. Re-configure LCDSIZE0/1 (and the relate DMA0/1 descriptor)then set LCDOSDCTRL.CHANGE = 1
- c. Wait until CHANGE = 0 and then set LCDOSDC.F0/1EN = 1 method 2:
- 1. Set LCDOSDCTRL.CHANGE = 1
- 2. Wait until LCDOSDS. READY = 1
- 3. Change relate DMA0/1 channel descriptor
- 4. Wait until LCDOSDCTRL.CHANGE = 0

\*Please notice that in TVE (not include VGA)and SLCD only use method 2

5. You can change LCDXY0/1 during display process without disable LCD controller

## Method 1:

- a) Set LCDOSDC.F0/1EN = 0 (follow the rule above)
- b) Change LCDXYPOS0/1 and then set LCDOSDCTRL.CHANGE = 1
- c) Wait until LCDOSDCTRL.CHANGE = 0

#### Method 2:

Change LCDXYPOS0/1



- Set LCDOSDCTRL.CHANGE = 1
- Wait until LCDOSDCTRL.CHANGE = 0

\*Please notice that in TVE (not include VGA) and SLCD only use method 2

\*Please notice that if you do not change foreground 0/1's size and position, keep LCDOSDCTRL.CHANGE = 0. And you can only change one of them in one time.

6. How to "close/open" foreground 0 and foreground 1?

Method 1:

Direct change LCDOSDC.F0/1EN, but you must follow the rule above.

Method 2:

Change foreground0/1 size to 0 Without change LCDOSDC.F0/1EN

Method 3: (recommend)

Normal disable LCDC, and change LCDOSDC.F0/1EN. Use normal disable need to wait LCDSTATE.LDD, and set relate register soon, to make sure the LCD panel are not flicker.

\*Please notice that in TVE (not include VGA) and SLCD only use method 2,3. And strongly suggest that DO NOT close both foreground0 and 1 or set both foreground0 and 1 's size to 0.




## 14.14.8 Descriptor Operation

## 1. TFT panel

Not use palette: you can use only one descriptor or several connected descriptor. As which shown below.





Use palette: add one PAL descriptor at the beginning of descriptor chain.



When you need to change palette during the display you need follow the steps shown below.




\*Please notice that you **cannot** disable foreground 0 during the whole process. and also You can not change PAL when Foreground 0's area == 0 or not enable LCDOSDC.F0EN





## 2. SLCD

Not use palette.




Use palette.





Change palette.



You can not change PAL when Foreground 0's area == 0. Or not enable LCDOSDC.F0EN and during you change PAL, you can not change F0 or F1's size



#### 14.14.9 IPU direct connect mode

When you use IPU direct connect mode, you need to:

- 1. Open IPU early than LCDC
- 2. Use normal disable in TFT mode, and use quick disable in SLCD/TVE mode
- 3. When you use normal disable you need to wait IPU frame end flag.
- 4. When you use quick disable you must not wait IPU frame end flag, and must

reset IPU before restart LCDC and IPU.

5. In SLCD mode, you can first wait IPU frame end flag, then quick stop LCDC.

Then you need not

reset IPU before restart LCDC and IPU.

\* "IPU frame end flag" please refer to IPU spec.

## 14.14.10 VGA output

When you use VGA output you need:

- 1) Open all channel of DAC (refer to TVEDAC spec)
- 2) Set TVEN to 0
- 3) Disable LCD panel pins (except HSYNC/VSYNC) for save power (refer to GPIO spec)



## 15 Smart LCD Controller


#### 15.1 Overview

The Smart LCD Controller affords an interface to transfer data from the LCD controller to the LCD Module. It supports DMA operation and register operation.

#### Features:

- Supports a large variety of LCD Module from different vendors.
- Supports parallel and serial interfaces.
- Supports different size of display panel.
- Supports different width of pixel data.
- Supports internal DMA operation and register operation.
- Supports Write Operation. Read Operation is not supported.

#### 15.2 Structure



\*Please notice that the command only can transfer by DMA channel 0. No matter the DMA channel 1 or IPU are use or not.



## 15.3 Pin Description

**Table 15-1 SLCD Pins Description** 

Name	I/O	Description	Interface
SLCD_RS	0	Command/Data Select Signal. The	Serial: RS
		polarity of the signal can be	Parallel: RS
		programmable.	
SLCD_CS	0	Data Sample Signal. The polarity of	Serial: CS
		the signal can be programmable.	Parallel: Sample Data
			with the edge of CS
SLCD_CLK	0	The clock of SLCD. The polarity of the	Serial or not used
		clock can be programmable.	
SLCD_DAT*1 [17:0]	0	The data of SLCD.	Serial:
			SLCD_DAT [15]
			Parallel:
			SLCD_DAT [17:0]
			SLCD_DAT [15:0]
			SLCD_DAT [7:0]
LCD_LO6_O	0	24 bit parallel SLCD RGB (or 24 bit	detail in GPIO spec
		command ) low bit	
		([17:16],[9:8],[1:0]) output	

**Note**\*<sup>1</sup>: SLCD\_DAT [15] is also use as data pin for serial. The SLCD pins are shared with LCDC. You can see the set of register LCDCFG.LCDPIN in LCDC spec.



## 15.4 Register Description

In this section, we will describe the registers in Smart LCD controller. Following table lists all the registers definition. All register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description	RW	Reset Value	Address	Access
					Size
MCFG	SLCD Configure Register	RW	0x0000	0x130500A0	32
MCTRL	SLCD Control Register	RW	0x00	0x130500A4	8
MSTATE	SLCD Status Register	RW	0x00	0x130500A8	8
MDATA	SLCD Data Register	RW	0x00000000	0x130500AC	32

.

## 15.4.1 SLCD Configure Register (MCFG)

The register MCFG is used to configure SLCD.

MCFG													0x1	305	00/	40
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Reserved			DWIDTH		CWIDTH			Reserved		CSPLY	RSPLY	Reserved	CLKPLY	TYPE
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name		Description	RW
15:13	Reserved	These bits alv	ways read 0, and written are ignored.	R
12:10	DWIDTH*1	Data Width.		RW
		DWIDTH	Data Width	
		000	18-bit once Parallel/Serial	
		001	16-bit once Parallel/Serial	
		010	8-bit third time Parallel	
		011	8-bit twice Parallel	
		100	8-bit once Parallel/Serial	
		101	24-bit once Parallel	
		111	9-bit twice Parallel	
		110	Reserved	
		*Please notic	e that you can only use 24-bit parallel command when	
		use 24-bit par	rallel data. (The command may not 24-bit but need put	
		them as 24-b	it in memory(one command use one word) )	



9:8	CWIDTH*1	Command Wi	dth.	RW
		CWIDTH	Command Width	
		00	16-bit once / 9bit once	
		01	8-bit once	
		10	18-bit once	
		11	24-bit once	
		*Please notice	e that you can only use 24-bit parallel command when	
		use 24-bit par	allel data. (The command may not 24-bit but need put	
		them as 24-bi	t in memory (one command use one word))	
7:5	Reserved	These bits alw	vays read 0, and written are ignored.	R
4	CSPLY	CS Polarity. (0	CS initial level will be different from CS Polarity)	RW
		0: Active Leve	el is Low	
		1: Active Leve	el is High	
3	RSPLY	RS Polarity.		RW
		0: Command	RS = 0, Data RS = 1	
		1: Command	RS = 1, Data RS = 0	
2	Reserved	These bits alw	vays read 0, and written are ignored.	R
1	CLKPLY	LCD_CLK Pol	arity.	RW
		0: Active edge	e is Falling	
		1: Active edge	e is Rising	
0	TTYPE	Transfer Type	:	RW
		0: Parallel		
		1: Serial		


## Note\*1: The set of DWIDTH and CWIDTH should keep to the rules as follows:

Interface Mode	Command Width	Data Width	Color
Parallel	18-bit	18-bit once	R6G6B6
	16-bit	16-bit once	R5G6B5
		9-bit twice	
	9-bit	9-bit twice	
	8-bit	8-bit once	
		8-bit twice	
		8-bit third times	
Serial	18-bit	18-bit once	
	16-bit	16-bit once	
	9-bit	9bit twice	
	8-bit	8-bit once	
		8-bit twice	
		8-bit third times	



## 15.4.2 SLCD Control Register (MCTRL)


MCTRL is SLCD Control Register.



Bits	Name	Description	RW
7:3	Reserved	These bits always read 0, and written are ignored.	R
2	DMAMODE	SLCD descriptor DMA mode select:	
		0: DMA will continually transfer data follow descriptor chain.	
		1: DMA will stop when one descriptor finished.	
1	DMASTART	Only use when DMAMODE = 1, set 1 to restart DMA transfer.	
0	DMATXEN	SLCD DMA Transfer Enable.	RW
		This bit is only used for DMA automatic transfer.	
		(1) This bit starts the automatic transfer of image data from system	
		memory to LCDM.	
		(2) When DMAC finishes transferring the data, and the	
		MSTATE.BUSY bit is 0, you can clear DMATXEN bit to stop DMA	
		mode.	

## 15.4.3 SLCD Status Register (MSTATE)

The register of MSTATE is SLCD status register.




Bits	Name	Description	RW
7:1	Reserved	These bits always read 0, and written are ignored.	R
0	BUSY	Transfer is working or not.	RW
		This bit will be set to 1 when transfer is working. It will be cleared by	
		hardware when transfer is finished.	



	0: not busy	
	1: busy	

## 15.4.4 SLCD Data Register (MDATA)

The register MDATA is used to send command or data to LCM. When RS=0, the low 24-bit is used as command. When RS=1, the low 24-bit is used as data.



Bits	Name	Description	RW
31	RS	The RS bit of data register is used to decide the meanings of the low	RW
		24-bit.	
		0: data	
		1: command	
30:24	Reserved	These bits always read 0, and written are ignored.	R
23:0	DATA/CMD	Data or Command Register.	RW

## 15.5 System Memory Format

## 15.5.1 Data format

you can configure these registers according to LCDC module.

#### 15.5.2 Command Format

## (1) 18-bit command

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Х	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	C17	C16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

#### (2) 16-bit command



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	CO
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

## (3) 9-bit command once

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Х	Х	Х	Х	Х	Х	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Х	Х	Х	Χ	Х	Х	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

#### (4) 8-bit command once

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
C7	C6	C5	C4	C3	C2	C1	C0	C7	C6	C5	C4	C3	C2	C1	C0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C7	C6	C5	C4	C3	C2	C1	C0	C7	C6	C5	C4	C3	C2	C1	C0

## (5) 8-bit command twice (Command = command part + data part)

\*Please notice that when you use this kind command, set CWIDTH as 8bit once and set the LCDCNUM.CNUM as doubled the real command number.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
D7	D6	D5	D4	D3	D2	D1	D0	C7	C6	C5	C4	C3	C2	C1	CO
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0	C7	C6	C5	C4	C3	C2	C1	C0


#### 15.6 Transfer Mode

Two transfer modes can be used: DMA/IPU Transfer Mode and Data Register Transfer Mode. In DMA/IPU mode, always transfer commands by DMA 0

#### 15.6.1 DMA Transfer Mode

Command and data can be recognized by RS bit coming from memory. The format of DMA transfer can be as follows:

## (1) Command and Data





\*Please notice that the command only can insert between two complete frame and the number of command is 0~255.

## (2) Only Data



\*You can also not use command but you still need to use a command descriptor and set the CNUM = 0

Because DMA transfer mode only can work in OSD mode, you need to configure the panel according OSD mode:

- 1.Configuration
  - \* LCDCFG and LCDCTRL
  - \* LCDOSDC and LCDOSDCTRL
  - \* LCDRGBC and LCDIPUR

#### 2.Set Color

\* LCDBGC, LCDKEY0, LCDKEY1, LCDALHPA

## 3.Set Display

- \* LCDVAT, LCDDAH, LCDDAV
- \* LCDXYP0, LCDXYP1, LCDSIZE0, LCDSIZE1
- \* LCDVSYNC, LCDHSYNC

#### 4.Set DMAC

- \* LCDIID
- \* LCDDA0, LCDSA0, LCDFID0, LCDCMD0, LCDOFFS0, LCDPW0, LCDCNUM0, LCDDESSIZE0
- \* LCDDA1, LCDSA1, LCDFID1, LCDCMD1, LCDOFFS1, LCDPW1, LCDCNUM1, LCDDESSIZE1
- 5 Enable slcd DMA
- 6.Enable LCDC



## 15.6.2 Register Transfer Mode

Each time you can write a command or a data to the register, then it will transfer the RS signal and data or command to LCM. Command and data can be recognized by RS bit coming from data register. The format of data register transfer can be as follows:


RS Data Or Command
--------------------

Command	RS [31] = 1	XXX [30:n-	+1]	Commai	nd [n:0]		
	RS [31] = 0	XXX [30:24]		Data [23:0	]		
Data	RS [31] = 0	XXX [	30:16]	Da	ata [15:0]		
	RS [31] = 0		XXX [30:9]		Data [8:0]		
	RS [31] = 0		XXX [30:8]	]	Data [7:0]		




## 15.7 Timing

## 15.7.1 Parallel Timing



## 15.7.2 Serial Timing



## 15.8 Operation Guide

## 15.8.1 DMA Operation

## 1 Start DMA transfer


- 1. Set LCDCFG.MODE to 1101 to choose LCM.
- 2. Set LCDCTRL.BST to choose burst length for transferring.
- Set register LCDIID0, LCDDA0, LCDSA0, LCDFID0, LCDCMD0, LCDOFFS0, LCDPW0, LCDCNUM0, LCDDESSIZE0 to initial internal DMA.
- 4. Also set register LCDIID1, LCDDA1, LCDSA1, LCDFID1, LCDCMD1, LCDOFFS1, LCDPW1, LCDCNUM1, LCDDESSIZE1 when use DMA channel 1 in OSD mode
- 5. Set MCFG to configure SLCDC.



- 6. Before starting DMA, Wait for MSTATE.BUSY == 0.
- Set MCTRL.DMATXEN to 1 to prepare DMA transfer.
   Note that if you don't want to stop DMA transfer, you need not to check MSTATE.BUSY.
- 8. Set LCDCCTRL.ENA to 1 to start LCDC internal DMA.
- The LCDC internal DMA will transfer data to SLCDC, and SLCDC transfer data to LCM.
   Repeat this step till you want to close the SLCDC to transfer data to LCM Panel.

\*please notice that use and only use DMA0 to transfer command no matter use DMA0 to transfer frame data or not.

One recommend descriptor chain (CMD0 with CNUM>0 and CMD1 with CNUM=0):



#### 2 Stop DMA transfer

- Set LCDCCTRL.ENA to 0 to stop LCDC internal DMA at once.
- Wait till MSTATE.BUSY is set to 0 by hardware.
   MSTATE.BUSY == 1: there is data in the FIFO waited for transferring to LCM.
   MSTATE.BUSY == 0: all data in the FIFO have finished transferring to LCM.
- Set MCTRL.DMATXEN to 0 to stop DMA transfer.

#### 3 Restart DMA transfer

When MCTRL.DMATXEN is set to 0, and then you want to restart DMA transfer at once, you should ensure that MCTRL.DMATXEN must keep 0 at least three cycles of PIXCLK.

## 15.8.2 Register Operation

- (1) Set MCFG to configure SLCD.
- (2) Wait for MSTATE.BUSY == 0.
- (3) Set MDATA register.
- (4) Wait for MSTATE.BUSY == 0.
- (5) Set MDATA register.
- (6) Wait for MSTATE.BUSY == 0.
- (7) ... ...



# 16 TV Encoder


## 16.1 Overview

The TV Encoder enables the data for LCD panel showing in TV screen.

#### Features:

- CVBS and S-video output
- PAL and NTSC supported

## 16.2 Structure





## 16.3 Pin Description

**Table 16-1 TVE Pins Description** 

Name	I/O	Description	Interface
YCMP	AO	CVBS or Luma of S-Video analog output	
С	AO	Chroma of S-Video analog output	

## 16.4 Register Description

TVE memory mapped registers are put together with LCD controller, occupied address area of  $^{\circ}$ H13050140  $^{\circ}$   $^{\circ}$ H130501FF. Following table lists all the registers definition. All register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description	RW	Reset Value	Address	Size
TVECR	TV Encoder Control register	RW	0x01040301	0x13050140	32
FRCFG	Frame configure register	RW	0x00170271	0x13050144	32
SLCFG1	TV signal level configure register 1	RW	0x0320011A	0x13050150	32
SLCFG2	TV signal level configure register 2	RW	0x012800F0	0x13050154	32
SLCFG3	TV signal level configure register 3	RW	0x00000048	0x13050158	32
LTCFG1	Line timing configure register 1	RW	0x00143F4E	0x13050160	32
LTCFG2	Line timing configure register 2	RW	0x05A0103D	0x13050164	32
CFREQ	Chrominance sub-carrier frequency	RW	0x2A098ACB	0x13050170	32
	configure register				
CPHASE	Chrominance sub-carrier phase	RW	0x00000001	0x13050174	32
	configure register				
CCFG	Chrominance filter configure	RW	0x3B3B8989	0x13050178	32
	register				
WSSCR	Wide screen signal control register	RW	0x00000070	0x13050180	32
WSSCFG1	Wide screen signal configure	RW	0x00000000	0x13050184	32
	register 1				
WSSCFG2	Wide screen signal configure	RW	0x00000000	0x13050188	32
	register 2				
WSSCFG3	Wide screen signal configure	RW	0x00000000	0x1305018C	32
	register 3				



## 16.4.1 TV Encoder Control Register (TVECR)

This register is used to control TV encoder.

	TV	ECI	2																										0x	130	01	40
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		F	Rese	erve	d		VUY	ECVBS	DAPD3	DAPD2	DAPD1	DAPD	Reserved	Y	CDL	Υ	NIVE		/Wa		Reserved	5	SYNCT	PAL	FINV	ZBLACK	CR1ST	CLBAR	Re	serve	ed	SWRST
RST	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1

Bits	Name	Description										
31:29	Reserved	These bits always read 0, and written are ignored.										
28	Reserved	These bits always	ays read 0, and written are ignored.	R								
27:26	Reserved	These bits always	ays read 0, and written are ignored.	R	1							
25	YUV	set this bit to 1	et this bit to 1 to enable yuv output									
24	ECVBS	Enable CVBS (	(Composite Video Baseband Signal) output. Thi	is bit is R\	W							
		used to choose	e the TVE output signal format between CVBS a	and								
		S-Video										
		ECVBS	Description									
		1	TVE outputs CVBS format signal to TV									
		0	TVE outputs S-Video format signal to TV									
23	DAPD3	DAC 3 power of	down. When it is 1, power down DAC 3, the Cr	of R\	W							
		components vi	deo, or the BLUE of VGA									
22	DAPD2	DAC 2 power of	down. When it is 1, power down DAC 2, the chro	oma of R\	W							
		S-Video, or the	S-Video, or the Cb of components video, or the GREEN of VGA									
21	DAPD1	DAC 1 power down. When it is 1, power down DAC 1, the CVBS, or the										
		luma of S-Vide	luma of S-Video, the Y of components video, or the RED of VGA									
20	DAPD	DAC power do	wn. When it is 0, power down all DACs	R\	W							
19	Reserved	These bits always	ays read 0, and written are ignored.	R								
18:16	YCDLY	(internal used o	only)	R\	W							
15:14	CGAIN	Chrominance r	modulated signal gain factor setting when it is a	dded to R\	W							
		luminance sign	al in composite output format.									
		CGAIN	Description									
		00	1									
		01	1/4									
		10	1/2									
		11	3/4									
13:12	CBW	Bandwidth sett	ing for chrominance filter.	R\	W							
		CBW	Description									
		00	Narrow band									
		01 Wide band										




		10	Extra wide band								
		11	Ultra wide band								
11:10	Reserved	These bits alw	ways read 0, and written are ignored.	R							
9	SYNCT	Choose the se	equence of field synchronizing pulses duration.	RW							
		SYNCT	Description								
		0	The duration of sequence of field								
			synchronizing pulses is 3 H, where H is a line								
			period. Set SYNCT to this for NTSC TV set								
		1	The duration of sequence of field								
			synchronizing pulses is 2.5 H. Set SYNCT to								
			this for PAL TV set								
8	PAL	Set this to 1 fo	or PAL TV set, 0 for NTSC TV set	RW							
7	FINV	When this bit	is 1, invert top and bottom fields	RW							
6	ZBLACK	Black of lumin	Black of luminance (Y) input is 0. Set this bit to 1 if the input video								
		luminance dat	ta for black is 0. Set this bit to 0 if the input video								
		luminance dat	ta for black is 16. When this bit is 0, the Y input d	lata will							
		be clamped to	0 ≥ 16.								
5	CR1ST	This bit descri	bed the Cb and Cr data order in input video.	RW							
		ECVBS	Description								
		0	Cb comes before Cr, which is ITU656								
			standard								
		1	Cr comes before Cb								
4	CLBAR	Color bar mod	de. In this mode, a color bar picture is output to T	V RW							
		CLBAR	Description								
		0	Output input video to TV								
		1	Output color bar to TV								
3	Reserved	These bits alw	ways read 0, and written are ignored.	R							
2	Reserved	These bits alw	vays read 0, and written are ignored.								
	Reserved Reserved		vays read 0, and written are ignored. vays read 0, and written are ignored.	R							



## 16.4.2 Frame configure register (FRCFG)

This register is used to configure line in a frame.




Bits	Name	Description	RW
31:24	Reserved	These bits always read 0, and written are ignored.	R
23:16	L1ST	This field defines the first active video line of a field. The reset value	RW
		is 23 in decimal. The frame active video line number is (NLINE – 1 –	
		2 * L1ST). The top and bottom field line number is a half of the frame	
		line number.	
15:10	Reserved	These bits always read 0, and written are ignored.	R
9:0	NLINE	This field defines number of lines per-frame. The reset value is 625 in	RW
		decimal.	



## 16.4.3 Signal level configure register 1, 2 and 3 (SLCFG1, SLCFG2, SLCFG3)

These registers are used to configure the TV signal level in difference phases.



Bits	Name Description									
31:26	Reserved	These bits always read 0, and written are ignored.	R							
25:16	WHITEL	Signal level for white color. The reset value is 800 in decimal	RW							
15:10	Reserved	These bits always read 0, and written are ignored.	R							
9:0	BLACKL	Signal level for black color. The reset value is 282 in decimal	RW							

SLCFG2

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved VBLANKL Reserved BLANKL

RST 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0


Bits	Name	Description	RW
31:26	Reserved	These bits always read 0, and written are ignored.	R
25:16	VBLANKL	Signal level in vertical blank period. The reset value is 296 in decimal	RW
15:10	Reserved	These bits always read 0, and written are ignored.	R
9:0	BLANKL	Signal level in other blank period. The reset value is 240 in decimal	RW

Bits	Name	Description	RW
31:8	Reserved	These bits always read 0, and written are ignored.	R
7:0	SYNCL	Signal level in sync period. The reset value is 72 in decimal	RW



## 16.4.4 Line timing configure register 1 and 2 (LTCFG1, LTCFG2)

These registers are used to configure timing period in a line.



Bits	Name	Description	RW
31:21	Reserved	These bits always read 0, and written are ignored.	R
20:16	FRONTP	Front porch width, 16 cycles of 13.5MHz for 525 line system and 20	RW
		cycles for 625 line	
15	Reserved	These bits always read 0, and written are ignored.	R
14:8	HSYNCW	HSYNC width in cycles of 13.5MHz. The reset value is 63 in decimal.	RW
7	Reserved	These bits always read 0, and written are ignored.	R
6:0	BACKP	Back porch width in cycles of 13.5MHz. The reset value is 78 in	RW
		decimal.	

	LT	CFC	32																										0x	130	<b>50</b> 1	164
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Re	ser\	/ed						AC	TLI	IN						Reserved			PF	REB	sw.		Reserved			BU	RS <sup>-</sup>	ΓW		
<b>RST</b>	0	0	0	0	0	1	0	1	1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	1	1	0	1

Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
26:16	ACTLIN	Active line length in cycles of 27MHz. The reset value is 1440 in	RW
		decimal, which represent 720 pixels per line.	
15:13	Reserved	These bits always read 0, and written are ignored.	R
12:8	PREBW	Pre-burst width. The width after HSYNC and before the burst signals	RW
		of back porch in cycles of 27MHz. The reset value is <b>16</b> in decimal.	
7	Reserved	These bits always read 0, and written are ignored.	R
6:0	BURSTW	The sub-carrier burst width inside back porch in cycles of 27MHz.	RW
		The reset value is <b>61</b> in decimal.	



# 16.4.5 Chrominance filter and modulation configure registers (CFREQ, CPHASE, CFCFG)

This register is used to define chrominance sub-carrier frequency.



Bits	Name	Description	RW
32	CFREQ	Chrominance sub-carrier frequency.	RW

This register is used to define chrominance sub-carrier phase.

	CP	CPHASE 0x130														501	74															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	INITPH ACTPH									Reserved											CRSTP	)										
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bits	Name		Description										
31:24	INITPH	Initial phase o	Initial phase of chrominance sub-carrier. Corresponding to upper 8										
		bits of CFREQ											
23:16	ACTPH	This is added	to chrominance sub-carrier angle (corresponding to	RW									
		upper 8 bits of	CFREQ) in case of active video period.										
15:2	Reserved	These bits alw	ays read 0, and written are ignored.	R									
1:0	CCRSTP	Chrominance of	Chrominance clock reset period. After the reset, chrominance clock   I										
		is set to INITE	PH. Besides this, chrominance clock is reset also to										
		INITPH in case	e of chip reset.										
		CCRSTP	Description										
		00	Every 8 field										
		01	Every 4 fields										
		10	10 Every 2 lines										
		11											

This register is used to configure chrominance filter.



CCFG 0x13050178

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CBBA					CRBA						CBGAIN						CRGAIN														
RST	0	0	1	1	1	0	1	1	0	0	1	1	1	0	1	1	1	0	0	0	1	0	0	1	1	0	0	0	1	0	0	1

Bits	Name	Description	RW
31:24	CBBA	Cb amplitude for burst period. The reset value is 59 in decimal, which	RW
		corresponding to 59*4 = 236	
		pprox (WHITEL – BLANKL) * 4 / 10 (±10%) = 224 ± 22	
		$pprox$ (WHITEL – BLANKL) * 3 / 7 ( $\pm$ 3%) = 240 $\pm$ 7	
23:16	CRBA	Cr amplitude for burst period. The reset value is 59 in decimal.	RW
		In PAL mode CRBA value is 59 in decimal and in NTSC mode CRBA	
		value is 0 in decimal.	
15:8	CBGAIN	Cb gain. The reset value is 137 in decimal. CBGAIN=128 means no	RW
		changing to the incoming Cb data.	
7:0	CRGAIN	Cr gain. The reset value is 137 in decimal. CRGAIN=128 means no	RW
		changing to the incoming Cr data.	



## 16.5 Switch between LCD panel and TV set

## LCD panel → TV set switch

- Step 1. Configure TVE (CVBS/S-Video, N/P, and etc), enable DAC
- Step 2. Disable LCDC. If data is from IPU, stop IPU. Then LCD panel is turned off
- Step 3. Configure LCDC for output via TVE
- Step 4. Configure TVE and LCDC pixel clock and enable TVE clock (CPM).
- Step 5. If data is from IPU, start IPU. Then start LCDC.
- Step 6. Enable TVE (TVECR.SWRST=0). Then data stream from LCDC is output to TV set via TVE


#### TV set → LCD panel switch

- Step 1. Disable TVE (TVECR.SWRST=1). Then no signal is output to TV set
- Step 2. Disable TVE clock (CPM), and disable DAC.
- Step 3. Disable LCDC. If data is from IPU, stop IPU
- Step 4. Configure LCDC pixel clock. Configure LCDC for output to LCD panel
- Step 5. If data is from IPU, start IPU. Start LCDC. Then LCD panel is work



## 16.6 DAC

## 16.6.1 DAC Connection



## 16.6.2 DAC DC Character

VDDDAC =3.3V;DVDD=1.8V; RL=37.5ohm, CL=10Pf; Temp =  $25^{\circ}$ C


Parameter	Symbol	Min	Type	Max	Unit
Operating voltage range	VDDDAC	3.0	3. 3	3.6	V
Max output voltage	DVDD		1.278		V
DAC resolution			10		bits
Integral non-linearity error	INL		±1LSB	±1.5LSB	LSB
Differential non-linearity er	DNL		±0.5LSB	±1LSB	LSB



# 16.6.3 DAC Power Down Setup Time

As the output current's max value per channel is 34.1mA, keep the DAC power down when you not use TV encoder.

The relate parameter is measured when VDDDAC = 3.3V and the temperature is 100  $\,^{\circ}\mathrm{C}$ 





# 17 AC97/I2S Controller

#### 17.1 Overview

This chapter describes the AIC (AC'97 and I<sup>2</sup>S Controller) included in this processor.

The AIC supports the Audio Codec '97 Component Specification 2.3 for AC-link format and I2S or IIS (for inter-IC sound), a protocol defined by Philips Semiconductor. Both normal I2S and the MSB-justified I2S formats are supported by AIC.

AIC consists of buffers, status registers, control registers, serializers, and counters for transferring digitized audio between the processor's system memory and an internal I2S CODEC, an external AC97 or I2S CODEC. AIC can record digitized audio by storing the samples in system memory. For playback of digitized audio or production of synthesized audio, the AIC retrieves digitized audio samples from system memory and sends them to a CODEC through the serial connection with AC-link or I2S formats. The internal or external digital-to-analog converter in the CODEC then converts the audio samples into an analog audio waveform. The audio sample data can be stored to and retrieved from system memory either by the DMA controller or by programmed I/O.

The AC-link is a synchronous, fixed-rate serial bus interface for transferring CODEC register control and status information in addition to digital audio. Where both normal I2S and MSB-justified-I2S work with a variety of clock rates, which can be obtained either by dividing the PLL clock by two programmable dividers or from an external clock source.

For I2S systems that support the L3 control bus protocol, additional pins are required to control the external CODEC. CODECs that use an L3 control bus require 3 signals: L3\_CLK, L3\_DATA, and L3\_MODE for writing bytes into the L3 bus register. The AIC supports the L3 bus protocol via software control of the general-purpose I/O (GPIO) pins. The AIC does not provide hardware control for the L3 bus protocol.

To control the internal CODEC, internal CODEC Spec can be referenced.

This chapter describes the programming model for the AIC. The information in this chapter requires an understanding of the AC'97 specification, Revision 2.3.



## 17.1.1 Block Diagram




Figure 17-1 AIC Block Diagram

The O BIT CLK and O SYNC ports are only used by inter CODEC.

# 17.1.2 Features

AIC support following AC97/I2S features:

- 8, 16, 18, 20 and 24 bit audio sample data sizes supported
- DMA transfer mode supported
- Stop serial clock supported
- Programmable Interrupt function supported
- Support mono PCM data to stereo PCM data expansion on audio play back
- Support endian switch on 16-bits audio samples play back
- Support variable sample rate in AC-link format
- Multiple channel output and double rated supported for AC-link format
- Power Down Mode and two Wake-Up modes Supported for AC-link format
- Internal programmable or external serial clock and optional system clock supported for I2S or MSB-Justified format
- Internal I2S CODEC supported
- Two FIFOs for transmit and receive respectively with 32 samples capacity in every direction.



#### 17.1.3 Interface Diagram




Figure 17-2 Interface to an External AC'97 CODEC Diagram




Figure 17-3 Interface to an External Master Mode I2S/MSB-Justified CODEC Diagram




Figure 17-4 Interface to an External Slave Mode I2S/MSB-Justified CODEC Diagram

Please refer to the related CODEC specification for AIC Interface to the Internal CODEC Diagram



#### 17.1.4 Signal Descriptions

There are all 5 pins used to connect between AIC and an external audio CODEC device. If an internal CODEC is used, these pins are not needed. Please refer to <a href="Chip Spec">Chip Spec</a>. They are listed and described in Table 17-1.

I/O **Description** Name **RESET#** RESET#: AC-link format, active-low CODEC reset. 0 SYS\_CLK SYS\_CLK: I2S/MSB-Justified formats, supply system clock to CODEC ı 12.288 MHz bit-rate clock input for AC-link, and sample rate dependent BIT\_CLK I/O bit-rate clock input/output for I2S/MSB-Jistified. 0 48-kHz frame indicator and synchronizer for AC-link format SYNC I/O Indicates the left- or right-channel for I2S/MSB-Justified format Serial audio output data to CODEC SDATA\_OUT SDATA\_IN Serial audio input data from CODEC

**Table 17-1 AIC Pins Description** 

The O\_BIT\_CLK and O\_SYNC signals are not connected to any pin for only using by internal CODEC.

#### 17.1.5 RESET#/SYS CLK Pin

RESET# is AC97 active-low CODEC reset, which outputs to CODEC. The CODEC's registers are reset when this RESET# is asserted. This pin is useful only in AC-link format. If AIC is disabled, it retains the high.

SYS\_CLK outputs the system clock to CODEC. This pin is useful only in I2S/MSB-justified format. It generates a frequency between approximately 2.048 MHz and 24.576 MHz by dividing down the PLL clock with a programmable divisor. This frequency can be 256, 384, 512 and etc. times of the audio sampling frequency. Or it can be set to a wanted frequency. If AIC is disabled, it retains the high.

#### 17.1.6 BIT CLK Pin

BIT\_CLK is the serial data bit rate clock, at which AC97/I2S data moves between the CODEC and the processor. One bit of the serial data is transmitted or received each BIT\_CLK period. It is fixed to 12.288 MHz in AC-link format, which inputs from the CODEC. In I2S and MSB-justified format it inputs from the CODEC in slave mode and outputs to CODEC in master mode. In the master mode, the clock is generated internally that is 64 times the sampling frequency. Table 17-7 lists the available sampling frequencies based on an internal clock source. If AIC is disabled, AICFR.AUSEL and AICFR.BCKD determine the direction. And it retains the low if it is output and the state is undefined if it is input.



# 17.1.7 SYNC Pin

In AC-link format, SYNC provides frame synchronization, fixed to 48kHz, by specifying beginning of an audio sample frame and outputs to CODEC. In I2S/MSB-Justified formats, SYNC is used to indicate left- or right-channel sample data and toggled in sample rate frequency. It outputs to CODEC in master mode and inputs from CODEC in slave mode. If AIC is disabled, AICFR.AUSEL and AICFR.BCKD determine the direction. And it retains the low if it is output and the state is undefined if it is input.

# 17.1.8 SDATA\_OUT Pin

SDATA\_OUT is AIC output data pin, which outputs serial audio data or data of AC97 CODEC register control to an external audio CODEC device. If AIC is disabled, it retains the low.

## 17.1.9 SDATA IN Pin

SDATA\_IN is AIC inputs data pin, which inputs serial audio data or data of AC97 CODEC register status from an external audio CODEC device. If AIC is disabled, its state is undefined.



# 17.2 Register Descriptions

AIC software interface includes 13 registers and 1 FIFO data port. They are mapped in IO memory address space so that program can access them to control the operation of AIC and the outside CODEC.

**Table 17-2 AIC Registers Description** 

Name	Description	RW	Reset value	Address	Size
AICFR	AIC Configuration Register	RW	0x00007800	0x10020000	32
AICCR	AIC Common Control Register	RW	0x00000000	0x10020004	32
ACCR1	AIC AC-link Control Register 1	RW	0x00000000	0x10020008	32
ACCR2	AIC AC-link Control Register 2	RW	0x00000000	0x1002000C	32
I2SCR	AIC I2S/MSB-justified Control Register	RW	0x00000000	0x10020010	32
AICSR	AIC FIFO Status Register	RW	0x00000008	0x10020014	32
ACSR	AIC AC-link Status Register	RW	0x00000000	0x10020018	32
I2SSR	AIC I2S/MSB-justified Status Register	RW	0x00000000	0x1002001C	32
ACCAR	AIC AC97 CODEC Command Address Register	RW	0x00000000	0x10020020	32
ACCDR	AIC AC97 CODEC Command Data Register	RW	0x0000000	0x10020024	32
ACSAR	AIC AC97 CODEC Status Address Register	R	0x00000000	0x10020028	32
ACSDR	AIC AC97 CODEC Status Data Register	R	0x00000000	0x1002002C	32
I2SDIV	AIC I2S/MSB-justified Clock Divider Register	RW	0x00000003	0x10020030	32
AICDR	AIC FIFO Data Port Register	RW	0x???????	0x10020034	32
CKCFG	Clock Configure for the embedded CODEC to AIC	RW	0x00000000 0x00000002	0x100200A0	32
RGADW	Address, data in and write command for accessing to internal registers of embedded CODEC	RW	0x00000000	0x100200A4	32
RGDAT.	The read out data and interrupt request status of Internal registers data in the embedded CODEC.	R	0x00000000	0x100200A8	32

<sup>1.</sup> AICFR is used to control FIFO threshold, AC-link or I2S/MSB-justified selection, AIC reset, master/slave selection, and AIC enable.

<sup>2.</sup> AICCR is used to control DMA mode, FIFO flush, interrupt enable, internal loop-back, play back




- and recording enable. It also controls sample size and signed/unsigned data transfer.
- 3. ACCR1 is used to reflect/control valid incoming/outgoing slots of AC97.
- 4. ACCR2 is used to control interrupt enable, output/input sample size, and alternative control of RESET#, SYNC and SDATA\_OUT pins in AC-link.
- 5. I2SCR is used to control BIT\_CLK stop, audio sample size, I2S or MSB-justified selection in I2S/MSB-justified.
- 6. AICSR is used to reflect FIFOs status
- 7. ACSR is used to reflect the status of the connected external CODEC in AC-link.
- 8. I2SSR is used to reflect AIC status in I2S/MSB-justified.
- 9. ACCAR and ACCDR are used to hold address and data for AC-link CODEC register read/write.
- 10. ACSAR and ACSDR are used to receive AC-link CODEC registers address and data
- 11. I2SDIV is used to set clock divider for BIT\_CLK generating in I2S/MSB-justified format.
- 12. AICDR is act as data input/output port to/from transmit/receive FIFO when write/read.
- CKCFG, RGADW and RGDATA are used to access internal CODEC, please refer to <u>CODEC</u> <u>Spec</u>.



# 17.2.1 AIC Configuration Register (AICFR)

AICFR contains bits to control FIFO threshold, AC-link or I2S/MSB-justified selection, AIC reset, master/slave selection, and AIC enable.



Bits	Name	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7										
31:16	Reserved	Writes to these bits	have no effect and always read as 0	R								
15:12	RFTH	Receive FIFO three	shold for interrupt or DMA request. The RFTH valid	RW								
		value is 0 ~ 15.										
		This value represer	nts a threshold value of (RFTH + 1) * 2. When the									
		sample number in r	eceive FIFO, indicated by AICSR.RFL, is great than or									
		equal to the thresh	old value, AICSR.RFS is set. Larger RFTH value									
		provides lower DM/	A/interrupt request frequency but have more risk to									
		involve receive FIF	O overflow. The optimum value is system dependent.									
11:8	TFTH	Transmit FIFO thre	shold for interrupt or DMA request. The TFTH valid	RW								
		value 0 ~ 15.										
		This value represer	nts a threshold value of TFTH * 2. When the sample									
		number in transmit	FIFO, indicated by AICSR.TFL, is less than or equal to									
		the threshold value	, AICSR.TFS is set. Smaller TFTH value provides									
		lower DMA/interrup	t request frequency but have more risk to involve									
		transmit FIFO unde	erflow. The optimum value is system dependent.									
7	Reserved	Writes to these bits	have no effect and always read as 0	R								
6	LSMP	Select between pla	y last sample or play ZERO sample in TX FIFO	RW								
		underflow. ZERO s	ample means sample value is zero. This bit is better									
		be changed while a	udio replay is stopped.									
		LSMP	CODEC used									
		0	Play ZERO sample when TX FIFO underflow									
		1	Play last sample when TX FIFO underflow									
5	ICDC	Internal CODEC us	ed. Select between internal or external CODEC.	RW								
		ICDC	CODEC used									
		0	External CODEC									
		1	Internal CODEC									
4	AUSEL	Audio Unit Select. S	Select between AC-link and I2S/MSB-justified. Change	RW								
		this bit in case of B	IT_CLK is stopped (I2SCR.STPBK = 1)									



		AUSEL	Selected									
		0	Select AC-link format									
		1	Select I2S/MSB-justified format									
3	RST	Reset AIC. Write 1	to this bit reset AIC registers and FIFOs except AICFR	W								
		and I2SDIV registe	er. Writing 0 to this bit has no effect and this bit is									
		always reading 0.										
2	BCKD	BIT_CLK Direction	. This bit specifies input/output direction of BIT_CLK. It	RW								
		is only valid in I2S/	MSB-justified format. When AC-link format is selected,									
		BIT_CLK is always	BIT_CLK is always input and this bit is ignored. Change this bit in case of									
		BIT_CLK is stoppe	BIT_CLK is stopped (I2SCR.STPBK = 1)									
		BCKD	BIT_CLK Direction									
		0 BIT_CLK Direction  0 BIT_CLK is input from an external source.										
		1	BIT_CLK is generated internally and driven out to									
			the CODEC.									
1	SYNCD	SYNC Direction. T	his bit specifies input/output direction of SYNC in	RW								
		I2S/MSB-justified f	ormat. When AC-link format is selected, SYNC is									
		always output and	this bit is ignored. Change this bit in case of BIT_CLK is									
		stopped (I2SCR.S	TPBK = 1)									
		SYNCD	SYNC Direction									
		0	SYNC is input from an external source.									
		1	SYNC is generated internally and driven out to the									
			CODEC.									
0	ENB	Enable AIC functio	n. This bit is used to enable or disable the AIC function.	RW								
		ENB	Description									
		0	Disable AIC Controller									
		1	Enable AIC Controller									

The BCKD bit (bit 2) and SYNCD bit (bit 1) configure the mode of I2S/MSB-justified interface. This is compliant with I2S specification.

BCKD	SYNCD	Description
	0 (input)	AIC roles the slave of I2S/MSB-justified interface.
0 (input)	1 (output)	AIC roles the master with external serial clock source of I2S/MSB-justified interface.
1 (output)	0 (input)	Reserved
1 (output)	1 (output)	AIC roles the master of I2S/MSB-justified interface



# 17.2.2 AIC Common Control Register (AICCR)

AICCR contains bits to control DMA mode, FIFO flush, interrupt enable, internal loop-back, play back and recording enable. It also controls sample size and signed/unsigned data transfer.

																0x	100	20	004													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				R	ese	erve	d				C	SS			ISS		RDMS	TDMS	Reserved	Reserved	M2S	ENDSW	ASVTSU	TFLUSH	RFLUSH	EROR	ETUR	ERFS	ETFS	ENLBF	ERPL	EREC
RST	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description											
31:22	Reserved	Writes	to these bits h	nave no effect and always re	ead as 0	R							
21:19	OSS	Output	Sample Size.	These bits reflect output sa	imple data size from	RW							
		memor	ry or register.	The data sizes supported ar	e: 8, 16, 18, 20 and 24								
		bits. Th	ne sample data	a is LSB-justified in memory	/register.								
			oss	Sample Size									
			0x0	8 bit									
			0x1	16 bit									
			0x2	18 bit									
			0x3	20 bit									
			0x4	24 bit									
			0x5~0x7	Reserved									
18:16	ISS	Input S	Input Sample Size. These bits reflect input sample data size to memory or   F										
		registe	register. The data sizes supported are: 8, 16, 18, 20 and 24 bits. The										
		sample	e data is LSB-j	ustified in memory/register.									
			ISS	Sample Size									
			0x0	8 bit									
			0x1	16 bit									
			0x2	18 bit									
			0x3	20 bit									
			0x4	24 bit									
			0x5~0x7	Reserved									
15	RDMS	Receiv	e DMA enable	e. This bit is used to enable o	r disable the DMA during	RW							
		receivi	ng audio data.										
			RDMS	Receive DMA									
			0	Disabled									
		1 Enabled											



14	TDMS	Transmit DMA enable. This bit is used to enable or disable the DMA	RW
		during transmit audio data.	
		TDMS Transmit DMA	
		0 Disabled	
		1 Enabled	
13:12	Reserved	Writes to these bits have no effect and always read as 0	R
11	M2S	Mono To Stereo. This bit control whether to do mono to stereo sample	RW
		expansion in play back. When this bit is set, every outgoing sample data	
		in the steam plays in both left and right channels. This bit should only be	
		set in 2 channels configuration. It takes effective immediately when the bit	
		is changed. Change this before replay started	
		M2S Description	
		0 No mono to stereo	
		expansion	
		1 Do mono to stereo	
		expansion	
10	ENDSW	Endian Switch. This bit control endian change on outgoing 16-bits size	RW
		audio sample by swapping high and low bytes in the sample data.	
		ENDSW Description	
		0 No change on outgoing sample	
		data	
		1 Swap high and low byte for	
		outgoing 16-bits size sample data	
9	ASVTSU	Audio Sample Value Transfer between Signed and Unsigned data format.	RW
		This bit is used to control the signed ←→unsigned data transfer. If it is 1,	
		the incoming and outgoing audio sample data will be transferred by toggle	
		its most significant bit.	
		ASVTSU Description	
		0 No audio sample value signed ←→unsigned	
		transfer	
		Do audio sample value signed ←→unsigned	
		transfer	
8	TFLUSH	· · · · · · · · · · · · · · · · · · ·	W
_	55111011	Writing 0 to this bit has no effect and this bit is always reading 0.	
7	RFLUSH	111111111111111111111111111111111111111	W
0	EDOD	Writing 0 to this bit has no effect and this bit is always reading 0.	D) ^ ′
6	EROR	·	RW
		or disable.	
		EROR ROR Interrupt	
		0 Disabled	
_	ET. IS	1 Enabled	D) * :
5	ETUR	Enable TUR Interrupt. This bit is used to control the TUR interrupt enable	RW



		or disa	ble.			
			ETUR	TUR Interrupt		
			0	Disabled		
			1	Enabled		
4	ERFS	Enable	RFS Interrup	t. This bit is used to control th	ne RFS interrupt enable	RW
		or disa	ble.		_	
			ERFS	RFS Interrupt		
			0	Disabled		
			1	Enabled		
3	ETFS	Enable	TFS Interrupt	. This bit is used to control th	ne TFS interrupt enable	RW
		or disa	ble.		_	
			ETFS	TFS Interrupt		
			0	Disabled		
			1	Enabled		
2	ENLBF	Enable	AIC Loop Bac	ck Function. This bit is used t	to enable or disable the	RW
		interna	I loop back fur	nction of AIC, which is used f	or test only. When the	
		AIC loc	op back functio	on is enabled, normal audio r	eplay/record functions	
		are dis	abled.			
			ENLBF	Descriptio	n	
			0	AIC Loop Back Function is	Disabled	
			1	AIC Loop Back Function is	Enabled	
1	ERPL	Enable	Playing Back	function. This bit is used to o	disable or enable the	RW
		audio s	sample data tra	ansmitting.		
			ERPL	Descriptio	n	
			0	AIC Playing Back Function	on is Disabled	
			1	AIC Playing Back Function	on is Enabled	
0	EREC	Enable	Recording Fu	nction. This bit is used to disa	able or enable the audio	RW
		sample	data receivin	g.		
			EREC	Descriptio	n	
			0	AIC Recording Function i	s Disabled	
			1	AIC Recording Function i	s Enabled	



# 17.2.3 AIC AC-link Control Register 1 (ACCR1)

ACCR1 contains bits to reflect/control valid incoming/outgoing slots of AC97. It is used only in AC-link format.

	ACC	R1																									0x	100	200	800
Bit	31 3	0 29	28 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	rved						R	S						R	ese	rve	d						X	S				
RST	0 (	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name			Description		RW									
31:26	Reserved	Write	s to these bits h	ave no effect and always read as 0		R									
25:16	RS	Rece	ive Valid Slots. <sup>-</sup>	These bits are used to indicate which ir	ncoming slots	RW									
		are va	alid. Slot 3 is ma	apped to bit 16 or RS[0], slot 4 to bit 17	or RS[1] and										
		so on	. When write to	this field, a bit 1 means we expect a PC	M data in the										
		corre	sponding slot, a	bit 0 means the corresponding slot PCI	M data will be										
		disca	rded. When rea	d from this field, a bit 1 means we rece	ive an										
		expe	cted valid PCM	data in the corresponding slot. This field	d should be										
		writte	n before record	started.	_										
			RS[n] Value Description												
			0 Slot n+3 is invalid.												
			1 Slot n+3 has valid PCM data.												
15:10	Reserved	Write	Writes to these bits have no effect and always read as 0												
9:0	XS	Trans	mit Valid Slots.	These bits making up slots map to the	valid bits in	RW									
		the A	C'97 tag (slot 0	on SDATA_OUT) and indicate which o	utgoing slots										
		have	valid PCM data.	. Bit 0 or XS[0] maps to slot 3, bit 1 or X	(S[1] to slot 4										
		and s	o on. Setting the	e corresponding bit indicates to AIC to t	take an audio										
		samp	le from transmit	FIFO to fill the respective slot. And it in	ndicates to										
		the C	ODEC that valid	I PCM data will be in the respective slot	. The number										
		of val	id bits will desig	nate how many words will be pulled ou	t of the FIFO										
		per a	udio frame. This	s field should be written before record a	ind replay										
		starte	started.												
			XS[n] Value Description												
			0	Slot n+3 is invalid.											
		1 Slot n+3 has valid PCM data.													



# 17.2.4 AIC AC-link Control Register 2 (ACCR2)

ACCR2 contains bits to control interrupt enable, output/input sample size, and alternative control of RESET#, SYNC and SDATA\_OUT pins in AC-link. It is valid only in AC-link format.

	AC	CR	2																										0x	100	200	00C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Re	ser\	/ed						ERSTO	ESADR	ECADT					R	ese	erve	ed					SO	SR	SS	SA
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name			Description		RW								
31:19	Reserved	Writes	to these bits h	ave no effect and always rea	nd as 0	R								
18	ERSTO	Enable	RSTO Interru	pt. This bit is used to control	the RSTO interrupt	RW								
		enable	or disable.											
			ERSTO	RSTO Interrupt										
			0	Disabled										
			1	Enabled										
17	ESADR	Enable	SADR Interru	pt. This bit is used to control	the SADR interrupt	RW								
		enable	or disable.											
			ESADR SADR Interrupt											
			0 Disabled											
			1 Enabled											
16	ECADT	Enable	Enable CADT Interrupt. This bit is used to control the CADT interrupt											
		enable	or disable.											
			ECADT	CADT Interrupt										
			0	Disabled										
			1	Enabled										
15:4	Reserved	Writes	to these bits h	ave no effect and always rea	nd as 0	R								
3	SO	SDATA	A_OUT output	value. When SA is 1, this bit	controls SDATA_OUT	RW								
		pin vol	tage level, 0 fc	or low, 1 for high; otherwise, i	t is ignored.									
2	SR	RESE	Γ# pin level. W	hen AC-link is selected, this	bit is used to drive the	RW								
		RESE	Γ# pin.											
			SR	RESET# Pin Voltage Lev	el									
			0	High										
			1	Low										
1	SS	SYNC	value. When t	his bit is read, it returns the a	ctual value of SYNC.	RW								
		When	SA is 1, write v	alue controls SYNC pin valu	e. When SA is 0, write									
		to it is	ignored.											
0	SA	SYNC	YNC and SDATA_OUT Alternation. This bit is used to determine the											



When write, SYNC is driven to 0

When read, indicated SYNC is 1

When write, SYNC is driven to 1

0


1

1



# 17.2.5 AIC I2S/MSB-justified Control Register (I2SCR)

I2SCR contains bits to control BIT\_CLK stop, audio sample size, I2S or MSB-justified selection in I2S/MSB-justified. It is valid only in I2S/MSB-justified format.



Bits	Name		Description													
31:13	Reserved	Writes	to these bits h	nave no effect and always read as	s 0	R										
12	STPBK	Stop B	IT_CLK. It is u	sed to stop the BIT_CLK in I2S/M	ISB-justified format.	RW										
		When	AC-link is sele	ected, all of its operations are igno	ored.											
			STPBK	Description												
			0	BIT_CLK is not stopped												
			1 BIT_CLK is stopped													
		Please	Please set this bit to 1 to stop BIT_CLK when change AICFR.AUSEL and													
		AICFR	.BCKD													
11:5	Reserved	Writes	to these bits h	nave no effect and always read as	s 0	R										
4	ESCLK	Enable	SYSCLK out	put. When this bit is 1, the SYSC	LK outputs to chip	RW										
		outside	e is enabled. E	Else, the clock is disabled.												
0	AMSL	Specify	y Alternate Mo	de (I2S or MSB-Justified) Operat	ion.	RW										
		AMSL Description														
			0	Select I2S Operation Mode												
		1 Select MSB-Justified Operation Mode														



# 17.2.6 AIC Controller FIFO Status Register (AICSR)

AICSR contains bits to reflect FIFOs status. Most of the bits are read-only except two, which can be written a 0.

	AIC	SR																											0x	100	200	)14
Bit	31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved											R	ese	erve	d						TF	FL			Reserved	ROR	TUR	RFS	TFS	Re	serv	red
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name		Description Writes to these bits have no effect and always read as 0												
31:30	Reserved	Writes	to these	bits hav	ve no effect and always read as 0		R								
29:24	RFL	Receiv	e FIFO	Level. Ti	he bits indicate the amount of valid PCM data in	1	R								
		Receiv	e FIFO.												
			RFL '	Value	Description										
			0x00 ~	0x20	RFL valid PCM data in receive FIFO										
			0x21 ~	0x3F	Reserved										
23:14	Reserved	Writes	to these	bits hav	ve no effect and always read as 0		R								
13:8	TFL	Transr	nit FIFO	Level. T	he bits indicate the amount of valid PCM data i	n	R								
		Transr	nit FIFO	-											
			TFL	Value	Description										
			0x00 ~	0x20	TFL valid PCM data in transmit FIFO										
			0x21 ~	0x3F	Reserved										
7	Reserved	Writes	rites to these bits have no effect and always read as 0												
6	ROR	Receiv	eceive FIFO Over Run. This bit indicates that receive FIFO has or has												
		not exp	perience	d an ove	errun.	_									
			ROR		Description										
		0		When	read, indicates over-run has not been found										
				When	write, clear itself										
				When	read, indicates data has even been written to										
		1		full rec	eive FIFO										
			When write, not effects												
5	TUR	Transr	nit FIFO Under Run. This bit indicates that transmit FIFO has or has												
		not exp	perience	erienced an under-run.											
			TUR		Description										
		0		When	read, indicates under-run has not been found										
				When	write, clear itself										
				When	read, indicates data has even been read from										
		1		empty	transmit FIFO										



		When write, not effects											
4	RFS	Receiv	e FIFO Se	ervice Request. This bit indicates that receive FIF0	) level	R							
		is or no	ot below re	eceive FIFO threshold, which is controlled by									
		AICFR	.RFTH. W	hen RFS is 1, it may trigger interrupt or DMA requ	est								
		depend	ds on the i	nterrupt enable and DMA setting.									
			RFS	Description									
			0 Receive FIFO level below RFL threshold										
			Receive FIFO level at or above RFL threshold										
3	TFS	Transn	nit FIFO S	ervice Request. This bit indicates that transmit FIF	O level	R							
		is belo	w Transm	it FIFO threshold, which is controlled by AICFR.TF	TH.								
		When	TFS is 1, i	t may trigger interrupt or DMA request depends or	n the								
		interru	ot enable	and DMA setting.									
			TFS	Description									
		0 Transmit FIFO level exceeds TFL threshold											
			1	Transmit FIFO level at or below TFL threshold									
2:0	Reserved	Writes to these bits have no effect and always read as 0											



# 17.2.7 AIC AC-link Status Register (ACSR)

ACSR contains bits to reflect the status of the connected external CODEC in AC-link format. Bits in this register are read-only in general, except some of them can be written a 0.

	AC	SR																											0x	100	200	18
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											RR	Y	1	0	2																	
	Reserved										빝	RD	), LPI	STC	ADF	ÄD.							R	ese	rve	d						
											S	0	0	ш	0)	U																
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description  Writes to these hits have no effect and always road as 0														
31:22	Reserved	Writes	to these bits	have no effect and always read as 0	R											
21	SLTERR	Hardw	vare detects a	Slot Error. This bit indicates an error in SLOTREQ bits	RW											
		on inc	oming data fro	om external CODEC is detected. The error can be: (1)												
		find 1	in a SLOTRE	Q bit, which corresponding to an inactive slot; (2) all												
		active	slots should b	pe request in the same time by SLOTREQ, but an												
		ехсер	tion is found.	All errors are accumulated to ACSR.SLTERR by												
		hardw	are until softw	rare clears it. Software writes 0 clear this bit and write												
		1 has	no effect.													
20	CRDY	Exterr	nal CODEC Re	eady. This bit is derived from the CODEC Ready bit of	R											
		Slot 0	in SDATA_IN	, and it indicates the external AC97 CODEC is ready												
		or not	or not.													
			CRDY Description													
			0 CODEC is not ready													
			1	CODEC is ready												
19	CLPM	Exterr	nal CODEC Lo	w Power Mode. This bit indicates the external	R											
		CODE	EC is switched	to low power mode or BIT_CLK is active from												
		CODE	C after wake	up.												
			CLPM	Description												
			0	BIT_CLK is active												
			1	CODEC is switched to low power mode												
18	RSTO	Exterr	nal CODEC R	egisters Read Status Time Out. This bit indicates that	RW											
		the re	ad status time	out is detected or not. It is set to 1 if the data not												
		return in 4 frames after a CODEC registers read command issued.														
		RSTO Description														
		0 When read, indicates time out has not occurred														
			1	When read, indicates read status time out found												
		Write	0 clear this bit	and write 1 is ignored. When RSTO is 1, it may												
		trigge	trigger an interrupt depends on the interrupt enable setting.													




17	SADR	Exte	rnal CODEC	Registers Status Address and Data Received. This bit	RW										
		indic	ates that add	dress and data of an external AC '97 CODEC register											
		has	or has not be	een received.											
			SADR	Description											
			0	When read, indicates no register address/data											
				received.											
			1	When read, indicates address/data received.											
		Write 0 clear this bit and write 1 is ignored. When SADR is 1, it may													
		trigg	trigger an interrupt depends on the interrupt enable setting.												
16	CADT	Com	mand Addre	ess and Data Transmitted. This bit indicates that a	RW										
		COD	EC register	reading/writing command transmission has completed or											
		not.													
			CADT	Description											
			0	When read, indicates the command has not done.											
		1 When read, indicates the command has done.													
		Write 0 clear this bit and write 1 is ignored. When CADT is 1, it may													
		trigg	er an interru	pt depends on the interrupt enable setting.											
15:0	Reserved	Writes to these bits have no effect and always read as 0													



# 17.2.8 AIC I2S/MSB-justified Status Register (I2SSR)

I2SSR is used to reflect AIC status in I2S/MSB-justified. It is a read-only register.




Bits	Name		Description	RW										
31:3	Reserved	Writes to th	nese bits have no effect and always read as 0	R										
2	BSY	AIC busy ir	busy in I2S/MSB-justified format.											
		BSY												
		0	AIC controller is idle or disabled											
		1	AIC controller currently is transmitting or receiving a frame											
1:0	Reserved	Writes to th	Writes to these bits have no effect and always read as 0											



# 17.2.9 AIC AC97 CODEC Command Address Register (ACCAR) & Data Register (ACCDR)

ACCAR and ACCDR are used to hold register address and data for external AC-link CODEC register read/write operation through SDATA\_OUT. The format of ACCAR.CAR and ACCDR.CDR is compliant with AC'97 Component Specification 2.3 where ACCAR.CAR[19] of "1" specifies CODEC register read operation, of "0" specifies CODEC register write operation. The write access to ACCAR and ACCDR signals AIC to issue this operation. Please reference to 17.4.4 for software flow. These registers are valid only in AC-link. It is ignored in I2S/MSB-justified format.



Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0	R
19:0	CAR	Command Address Register. This is used to hold 20-bit AC '97 CODEC	RW
		register address transmitted in SDATA_OUT slot 1. After this field is	
		write, it should not be write again until the operation is finished.	


	AC	CD	R																										0x	100	200	24
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved																				CE	PR										
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0	R
19:0	CDR	Command Data Register. This is used to hold 20-bit AC'97 CODEC	RW
		register data transmitted in SDATA_OUT slot 2. After this field is write, it	
		should not be write again until the operation is finished.	



# 17.2.10 AIC AC97 CODEC Status Address Register (ACSAR) & Data Register (ACSDR)

ACSAR and ACSDR are used to receive the external AC-link CODEC registers address and data from SDATA\_IN. When AIC receives CODEC register status from SDATA\_IN, it set ACSR.SADR bit and put the address and data to ACSAR.SAR and ACSDR.SDR. Please reference to 17.4.4 for software flow. These registers are valid only in AC-link format and are ignored in I2S/MSB-justified format.



Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0	R
19:0	SAR	CODEC Status Address Register. This is used to receive 20-bit AC '97	R
		CODEC status address from SDATA_IN slot 1. Which reflect the register	
		index for which data is being returned. The write operation is ignored.	


	AC	SD	R																										0x	100	200	2C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					R	ese	erve	d														SE	R									
DOT	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	0

Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0	R
19:0	SDR	CODEC Status Data Register. This is used to receive 20-bit AC '97	R
		CODEC status data from SDATA_IN slot 2. The register data of external	
		CODEC is returned. The write operation is ignored.	



# 17.2.11 AIC I2S/MSB-justified Clock Divider Register (I2SDIV)

I2SDIV is used to set clock divider to generated BIT\_CLK from SYS\_CLK in I2S/MSB-justified format.



Bits	Name	Description	RW
31:4	Reserved	Writes to these bits have no effect and always read as 0	R
3:0	DV	Audio BIT_CLK clock divider value minus 1. I2SDIV.DV is used to control	RW
		the generating of BIT_CLK from dividing SYS_CLK. The dividing value	
		should be even and I2SDIV.DV should be set to the dividing value minus	
		1. So I2SDIV.DV bit0 is fixed to 1. BIT_CLK frequency is fixed to 64 $f_{\rm S}$ in	
		AIC, where f <sub>S</sub> is the audio sample frequency. I2SDIV.DV depends on	
		SYS_CLK frequency f <sub>SYS_CLK</sub> , which is selected according to external	
		CODEC's requirement and internal PLL frequency. Please reference to	
		17.4.9 "Serial Audio Clocks and Sampling Frequencies" for further	
		description.	



# 17.2.12 AIC FIFO Data Port Register (AICDR)

AICDR is act as data input port to transmit FIFO when write and data output port from receive FIFO when read, one audio sample every time. The FIFO width is 24 bits. Audio sample with size N that is less than 24 is located in LSB N-bits. The sample size is specified by ACCR2.OASS and ACCR2.IASS in AC-link, and by I2SCR.WL in I2S/MSB-justified. The sample order is specified by ACCR1.XS and ACCR1.RS in AC-link. In I2S/MSB-justified, the left channel sample is prior to the right channel sample.

Care should be taken to monitor the status register to insure that there is room for data in the FIFO when executing a program read or write transaction. This is taken care automatically in DMA.

	AIC	DR																											0x	100	200	34
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			R	ese	erve	d														DA	ΤA											
RST	0	0	0	0	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW
31:24	Reserved	Writes to these bits have no effect and always read as 0	R
23:0	DATA	FIFO port. When write to it, data is push to the transmit FIFO. When read	RW
		from it, data is pop from the receiving FIFO.	



#### 17.3 Serial Interface Protocol

#### 17.3.1 AC-link serial data format

Following figures are AC-link serial data format. Audio data is MSB adjusted, regardless of 8, 16, 18, 20, 24 bits sample size. When a 24-bits sample is transmitted, the LSB 4-bits are truncated. When try to record 24-bits sample, 4-bits of 0 are appended in LSB. Please reference to "AC '97 Component Specification Revision 2.3, 2002", provided by Intel Corporation, for details of AC '97 architecture and AC-link specification.




Figure 17-5 AC-link audio frame format




Figure 17-6 AC-link tag phase, slot 0 format




Figure 17-7 AC-link data phases, slot 1 ~ slot 12 format



## 17.3.2 I2S and MSB-justified serial audio format

Normal I2S and MSB-justified are similar protocols for digitized stereo audio transmitted over a serial path.

The BIT\_CLK supplies the serial audio bit rate, the basis for the external CODEC bit-sampling logic. Its frequency is 64 times the audio sampling frequency. Divided by 64, the resulting 8 kHz to 48 kHz or even higher signal signifies timing for left and right serial data samples passing on the serial data paths. This left/right signal is sent to the CODEC on the SYNC pin. Each phase of the left/right signal is accompanied by one serial audio data sample on the data pins SDATA IN and SDATA OUT.




Figure 17-8 I2S data format




Figure 17-9 MSB-justified data format

Figure 17-8 and Figure 17-9 provide timing diagrams that show formats for the normal I2S and MSB-justified modes of operations. Data is sampled on the rising edge of the BIT\_CLK and data is sent out on the falling edge of the BIT\_CLK.



Data is transmitted and received in frames of 64 BIT\_CLK cycles. Each frame consists of a left sample and a right sample. Each sample holds 8, 16, 18, 20 or 24 bits of valid data. The LSB other bits of each sample is padded with zeroes.

- In the normal I2S mode, the SYNC is low for the left sample and high for the right sample. Also, the MSB of each data sample lags behind the SYNC edges by one BIT CLK cycle.
- In the MSB-justified mode, the SYNC is high for the left sample and low for the right sample. Also, the MSB of each data sample is aligned with the SYNC edges.

When use with the internal CODEC, the BIT\_CLK and SYNC signals also with O\_BIT\_CLK and O\_SYNC signals are provided by the internal CODEC from the SYSCLK, which is enabled by I2SCR.ESCLK and configured to 12MHz clock using CPM.



# 17.3.3 Audio sample data placement in SDATA\_IN/SDATA\_OUT

The placement of audio sample in incoming/outgoing serial data stream for all formats support in AIC is MSB (Most Significant Bit) justified. Suppose n bit sample composed by

Table 17-3 described the how sample data bits are transferred.

Table 17-3 Sample data bit relate to SDATA\_IN/SDATA\_OUT bit

		AC-link	Format				I2S/M	ISB-Jus	tified Fo	rmat	
SDATA		Audio S	Sample	Size (bi	t)	SDATA					
IN/OUT	8	16	18	20	24	IN/OUT	8	16	18	20	24
B19	S7	S15	S17	S19	S23	B31	S7	S15	S17	S19	S23
B18	S6	S14	S16	S18	S22	B30	S6	S14	S16	S18	S22
B17	S5	S13	S15	S17	S21	B29	S5	S13	S15	S17	S21
B16	S4	S12	S14	S16	S20	B28	S4	S12	S14	S16	S20
B15	S3	S11	S13	S15	S19	B27	S3	S11	S13	S15	S19
B14	S2	S10	S12	S14	S18	B26	S2	S10	S12	S14	S18
B13	S1	S9	S11	S13	S17	B25	S1	S9	S11	S13	S17
B12	S0	S8	S10	S12	S16	B24	S0	S8	S10	S12	S16
B11	0	S7	S9	S11	S15	B23	0	S7	S9	S11	S15
B10	0	S6	S8	S10	S14	B22	0	S6	S8	S10	S14
B9	0	S5	S7	S9	S13	B21	0	S5	S7	S9	S13
B8	0	S4	S6	S8	S12	B20	0	S4	S6	S8	S12
B7	0	S3	S5	S7	S11	B19	0	S3	S5	S7	S11
B6	0	S2	S4	S6	S10	B18	0	S2	S4	S6	S10
B5	0	S1	S3	S5	S9	B17	0	S1	S3	S5	S9
B4	0	S0	S2	S4	S8	B16	0	S0	S2	S4	S8
B3	0	0	S1	S3	S7	B15	0	0	S1	S3	S7
B2	0	0	S0	S2	S6	B14	0	0	S0	S2	S6
B1	0	0	0	S1	S5	B13	0	0	0	S1	S5
В0	0	0	0	S0	S4	B12	0	0	0	S0	S4
						B11	0	0	0	0	S3
						B10	0	0	0	0	S2
						В9	0	0	0	0	S1
						B8	0	0	0	0	S0
						B7~ B0	0	0	0	0	0



# 17.4 Operation

The AIC can be accessed either by the processor using programmed I/O instructions or by the DMA controller. The processor uses programmed I/O instructions to access the AIC and can access the following types of data

- The AIC memory mapped registers data—All registers are 32 bits wide and are aligned to word boundaries.
- AIC controller FIFO data—An entry is placed into the transmit FIFO by writing to the I2S
  controller's Serial Audio Data register (AICDR). Writing to AICDR updates a transmit FIFO entry.
  Reading AICDR flushes out a receive FIFO entry.
- The external CODEC registers for I2S CODEC—CODEC registers can be accessed through the L3 bus. The L3 bus operation is emulated by software controlling three GPIO pins.
- The external CODEC registers for AC97 CODEC—An AC97 audio CODEC can contain up to sixty-four 16-bit registers. A CODEC uses a 16-bit address boundary for registers. The AIC supplies access to the CODEC registers through several registers.
- The internal CODEC registers can be accessed via memory mapped registers in the CODEC.

The DMA controller can only access the FIFOs. Accesses are made through the data registers, as explained in the previous paragraph. The DMA controller responds to the following DMA requests made by the I2S controller:

- The transmit FIFO request is based on the transmit trigger-threshold (AICFR.TFTH) setting.
   See 17.2.1 for further details regarding AICFR.TFTH.
- The receive FIFO request is based on the receive trigger-threshold (AICFR.RFTH) setting. See 17.2.1 for further details regarding AICFR.RFTH.

Before operation to AIC, you may need to set proper PIN function selection from GPIO using if the pin is shared with GPIO.

Please also reference to "AC '97 Component Specification Revision 2.3, 2002" when deal with AIC AC-link operations.



#### 17.4.1 Initialization

At power-on or other hardware reset (WDT and etc), AIC is disabled. Software must initiate AIC and the internal or external CODEC after power-on or reset. If errors found in data transferring, or in other places, software must initial AIC and optional, the internal or external CODEC. Here is the initial flow.

- 1. Select internal or external CODEC (AICFR.ICDC).
- 2. If external CODEC is selected, select AC-link or I2S/MSB-Justified (AICFR.AUSEL). If internal CODEC is used, select I2S/MSB-Justified format (AICFR.AUSEL=1). If the resettlement without involving link format and architecture changing, this step can be skip.
- 3. If I2S/MSB-Justified is selected, select between I2S and MSB-Justified (I2SCR.AMSL), decide BIT\_CLK direction (AICFR.BCKD) and SYNC direction (AICFR.SYNCD). If BIT\_CLK is configured as output, BIT\_CLK divider I2SDIV.DV must be set to what correspond with the values as shown in Table 17-7. And the clock selection and the divider between PLL clock out and AIC also must be set (CFCR.I2S and I2SCDR in CPM). If internal CODEC is used, select 12MHz clock input (via set proper value in CFCR.I2S and I2SCDR), I2S format (I2SCR.AMSL=0), input BIT\_CLK (AICFR.BCKD=0), input SYNC (AICFR.SYNCD=0).
- 4. Enable AIC by write 1 to AICFR.ENB
- 5. If it needs to reset AIC registers and flush FIFOs, write 1 to AICFR.RST. If it need only flush FIFOs, write 1 to AICCR.FLUSH. BIT CLK must exist here and after.
- 6. In AC-link format, issue a warm or cold CODEC reset.
- 7. In AC-link format, configure AC '97 CODEC via ACCAR and ACCDR registers. If the resettlement doesn't involving AC'97 CODEC registers changing, this step can be skip.
- 8. In case of external CODEC with I2S/MSB-Justified format, configure I2S/MSB-justified CODEC via the control bus connected to the CODEC, for instance I2C or L3, depends on CODEC. In case of internal CODEC, configure CODEC via CODEC's memory mapped registers. If the resettlement without involving I2S/MSB-justified CODEC or ADC/DAC function changing, this step can be skip.



#### 17.4.2 AC '97 CODEC Power Down

AC '97 CODEC can be placed in a low power mode. When the CODEC's power-down register (26h), is programmed to the appropriate value, the CODEC will be put in a low power mode and both BIT\_CLK and SDATA\_IN will be brought to and held at a logic low voltage level.

Once powered down, re-activation of the AC-link via re-assertion of the SYNC signal must not occur for a minimum of four audio frame times following the frame in which the power down was triggered. When AC-link powers up it indicates readiness via the CODEC Ready bit (input slot 0, bit 15).

#### 17.4.3 Cold and Warm AC '97 CODEC Reset

AC-link reset operations occur when the system is initially powered up, when resuming from a lower powered sleep state, and in response to critical subsystem failures that can only be recovered from with a reset.

#### 17.4.3.1 Cold AC '97 CODEC Reset

A cold reset is achieved by asserting RESET# for the minimum specified time. By driving RESET# low, BIT\_CLK, and SDATA\_IN will be activated, or re-activated as the case may be, and all AC '97 CODEC registers will be initialized to their default power on reset values.

RESET# is an asynchronous AC '97 CODEC input.




Figure 17-10 Cold AC '97 CODEC Reset Timing

Table 17-4 Cold AC '97 CODEC Reset Timing parameters

Parameter	Symbol	Min	Туре	Max	Units
RESET# active low pulse width	T <sub>rst_low</sub>	1.0	-	-	μs
RESET# inactive to BIT_CLK startup delay	T <sub>rst2clk</sub>	162.8	-	-	ns



#### 17.4.3.2 Warm AC '97 CODEC Reset

A warm AC'97 reset will re-activate the AC-link without altering the current AC'97 register values. Driving SYNC high for a minimum of 1 µs in the absence of BIT\_CLK signals a warm reset.

Within normal audio frames SYNC is a synchronous AC '97 CODEC input. However, in the absence of BIT\_CLK, SYNC is treated as an asynchronous input used in the generation of a warm reset to AC '97 CODEC.




Figure 17-11 Warm AC '97 CODEC Reset Timing

Table 17-5 Warm AC '97 CODEC Reset Timing Parameters

Parameter	Symbol	Min	Туре	Max	Units
SYNC active high pulse width	T <sub>sync_high</sub>	1.0	-	-	Ms
SYNC inactive to BIT_CLK startup delay	T <sub>sync2clk</sub>	162.8	-	-	Ns



## 17.4.4 External CODEC Registers Access Operation

The external audio CODEC can be configured/controlled by its internal registers. To access these registers, an I2S/MSB-justified CODEC usually employs L3 bus, SPI bus, I2C bus or other control bus. The L3 bus operation can be emulated by software by using 3 GPIO pins of the chip. For AC '97, "AC '97 Component Specification" defines the CODEC register access protocol. Several registers are provided in AIC to accomplish this task.

The ACCAR and ACCDR are used to send a register accessing request command to external AC'97 CODEC. The ACSAR and ACSDR are used to receive a register's content from external AC'97 CODEC. The register accessing request and the register's content returning is asynchronous.

The AC'97 CODEC register accessing request flow:

- 2. If ACSR.CADT is 0, wait for 25.4µs. If no previous accessing request, this step can be skip.
- 3. Clear ACSR.CADT.
- 4. If read access, write read-command and register address to ACCAR, if write access, write write-command and register address to ACCAR and write data to ACCDR. Any order of write ACCAR and ACCDR is OK.
- 5. Polling for ACSR.CADT changing to 1, which means the request has been send to CODEC via AC-link.

The AC'97 CODEC register content receiving flow by polling:

- 4. Polling for ACSR.SADR changing to 1
- 5. Read the CODEC register's address from ACSAR and content from ACSDR
- 6. Clear ACSR.SADR

The AC'97 CODEC register content receiving flow by interrupt:

- (1) Before accessing request, clear ACSR.SADR and set ACCR2.ESADR.
- (2) Waiting for the interrupt. When the interrupt is found, check if ACSR.SADR is 1, if not, repeat this step again.
- (3) Read the CODEC register's address from ACSAR and content from ACSDR
- (4) Clear ACSR.SADR



## 17.4.5 Audio Replay

Outgoing audio sample data (from AIC to CODEC) is written to AIC transmit FIFO from processor via store instruction or from memory via DMA. AIC then takes the data from the FIFO, serializes it, and sends it over the serial wire SDATA\_OUT to an external CODEC or over an internal wire to an internal CODEC.

The audio transmission is enabled automatically when the AIC is enabled by set AICFR.ENB. But all replay data is zero at this time except both of the following conditions are true:

- 1. AICCR.ERPL must be 1. If AICCR.ERPL is 0, value of zero is send to CODEC even if there are samples in transmit FIFO.
- 2. At least one audio sample data in the transmit FIFO. If the transmit FIFO is empty, value of zero or last sample depends on AICFR.LSMP, is send to CODEC even if AICCR.ERPL is 1.

Here is the audio replay flow:

- 1. Configure the CODEC as needed.
- 2. Configure sample size by AICCR.OSS
- Configure sample rate by clock dividers (for I2S/MSB-Justified format with BIT\_CLK is provided internally) or by CODEC registers (for AC-link or BIT\_CLK provided by external CODEC) or by accessing CODEC internal registers (for internal CODEC)
- 4. For AC-link, configure replay channels by ACCR1.XS
- 5. Some other configurations: mono to stereo, endian switch, signed/unsigned data transfer, transmit FIFO configuration, play ZERO or last sample when TX FIFO under-run, and etc.
- 6. Write 1 to AICCR.ERPL.
  - It is suggested that at least a frame of PCM data is pre-filled in the transmit FIFO to prevent FIFO under-run flag (AICSR.TUR).
  - But when using internal CODEC, write first frame of PCM data to transmit FIFO till TX FIFO under-run (AICSR.TUR is set to 1), otherwise left/right channel may be switched.
- 7. Fill sample data to the transmit FIFO. Repeat this till finish all sample data. In this procedure, please control the FIFO to make sure no FIFO under-run and other errors happen. When the transmit FIFO under-run, noise or pause may be heard in the audio replay, AICSR.TUR is 1, and if AICCR.ETUR is 1, AIC issues an interrupt. Please reference to 17.4.7 for detail description on FIFO.
- 8. Waiting for AICSR.TFL change to 0. So that all samples in the transmit FIFO has been replayed, then we can have a clean start up next time
- 9. Write 0 to AICCR.ERPL.

Note: Before replaying Open ADC BITCLK and close it to generating Record internal circuit reset when using internal CODEC.



#### 17.4.6 Audio Record

Incoming audio sample data (from CODEC to AIC) is received from SDATA\_IN (for an external CODEC) or an internal wire (for an internal CODEC) serially and converted to parallel word and stored in AIC receive FIFO. Then the data can be taken from the FIFO to processor via load instruction or to memory via DMA.

The audio recording is enabled automatically when the AIC is enabled by set AICFR.ENB. But all received data is discarded at this time except both of the following conditions are true:

- (1) AICCR.EREC must be 1. If AICCR.EREC is 0, the received data is discarded even if there are rooms in the receive FIFO.
- (2) At least one room left in the receive FIFO. If the receive FIFO is full, the received data is discarded even if AICCR.EREC is 1.

#### Here is the audio record flow:

- Configure the CODEC as needed.
- Configure sample size by AICCR.ISS
- Configure sample rate by clock dividers (for I2S/MSB-Justified format with BIT\_CLK is provided internally) or by CODEC registers (for AC-link or BIT\_CLK provided by external CODEC) or by CODEC memory mapped registers (for internal CODEC)
- Some other configurations: signed/unsigned data transfer, receive FIFO configuration, and etc.
- Write 1 to AICCR.EREC. Make sure there are rooms available in the receive FIFO before set AICCR.EREC. Usually, it should empty the receive FIFO by fetch data from it before set AICCR.EREC
- Take sample data form the receive FIFO. Repeat this till the audio finished. In this procedure, please control the FIFO to make sure no FIFO over-run and other errors happen. When the receive FIFO over-run, same recorded audio samples will be lost, AICSR.ROR is 1, and if AICCR.EROR is 1, AIC issues an interrupt. Please reference to 17.4.7 for detail description on FIFO. For AC-link, ACCR1.RS tells which channels are recorded.
  - When using internal CODEC, the first data should be ignored.
- Write 0 to AICCR.EREC.
- Take sample data from the receive FIFO until AICSR.RFL change to 0. So that all samples in the receive FIFO has been taken away, then we can have a clean start up next time. When the receive FIFO is empty, read from it returns zero.



### 17.4.7 FIFOs operation

AIC has two FIFOs, one for transmit audio sample and one for receive. All AIC played/recorded audio sample data is taken from/send to transmit/receive FIFOs. The FIFOs are in 24 bits width and 32 entries depth, one entry for keep one audio sample regardless of the sample size. AICDR.DATA provides the access point for processor/DMA to write to transmit FIFO and read from receive FIFO. One time access to AICDR.DATA process one sample. The sample data should be put in LSB (Least Significant Bit) in memory or processor registers. For transmitting, bits exceed sample are discarded. For receiving, these bits are set to 0. Figure 17-12 illustrates the FIFOs access.




Figure 17-12 Transmitting/Receiving FIFO access via APB Bus

The software and bus initiator must guarantee the right sample placement at the bus.

In case of DMA bus initiator, one 24, 20, 18 bits audio sample must occupies one 32-bits word in memory, so 32-bits width DMA must be used. One 16 bits sample occupies one 16-bits half word in memory, so 16-bits width DMA must be used. One 8-bits sample occupies one byte in memory, and use 8-bits width DMA.

In case of processor bus initiator, any type of the audio sample must occupies one CPU



general-purpose register at LSB, and read/write from/to AICDR.DATA with 32-bits load/store instruction. When process small sample size, 16-bits or 8-bits, software may need to do the data pack/unpack.

The AICFR.TFTH and AICFR.RFTH are used to set the FIFO level thresholds, which are the trig levels of DMA request and/or FIFO service interrupt. The AICFR.TFTH and AICFR.RFTH should be set to proper values, too small or too big are not good. When it is too small, the DMA burst length or the number of sample can be processed by processor is too small, which harms the bus or processor efficiency. When it is too big, the bus or the interrupt latency left for under-run/over-run is too small, which may causes replay/record errors.

AICSR.TUR is set to 1 during transmit under-run conditions. If AICCR.ETUR is 1, this can trigger an interrupt. During transmit under-run conditions, zero or last sample is continuously sent out across the serial link. Transmit under-run can occur under the following conditions:

- 1. Valid transmit data is still available in memory, but the DMA controller/processor starves the transmit FIFO, as it is busy servicing other higher-priority tasks.
- 2. The DMA controller/processor has transferred all valid data from memory to the transmit FIFO.

AICSR.ROR is set to 1 during receive over-run conditions. If AICCR.EROR is 1, this can trigger an interrupt. During receive over-run conditions, data sent by the CODEC is lost and is not recorded.

When replay/record two channels data, the left channel is always the first data in FIFOs and in the serial link. If multiple channels in AC-link are used, the channel sample order is follows the slot order.



#### 17.4.8 Data Flow Control

There are three approaches provided to control/synchronize the audio incoming/outgoing data flow.

### 17.4.8.1 Polling and Processor Access

AICSR.RFL and AICSR.TFL reflect how many samples exist in receiving and transmitting FIFOs. Through read these register fields, processor can detect when there are samples in receiving FIFO in audio record and then load them from the RX-FIFO, and when there are rooms in transmitting FIFO in audio replay and then store samples to the TX-FIFO.

Polling approach is in very low efficiency and is not recommended.

### 17.4.8.2 Interrupt and Processor Access

Set proper values to AICFR.TFTH and AICFR.RFTH, the FIFO interrupts trig thresholds. Set AICCR.ETFS and/or AICCR.ERFS to 1 to enable transmitting and/or receiving FIFO level trigger interrupts. When the interrupt found, it means there are rooms or samples in the TX or RX FIFO, and processor can store or load samples to or from the FIFO.

Interrupt approach is more efficient than polling approach.

#### 17.4.8.3 DMA Access

Audio data is real time stream, though it is in low data bandwidth, usually less than 1.2Mbps. DMA approach is the most efficient and is the recommended approach.

To enable DMA operation, set AICCR.TDMS and AICCR.RDMS to 1 for transmit and receive respectively. It also needs to allocate two channels in DMA controller for data transmitting and receiving respectively. Please reference to the processor's DMA controller spec for the details.

The AICFR.TFTH and AICFR.RFTH are used to set the transmitting and receiving FIFO level thresholds, which determine the issuing of DMA request to DMA controller. To respond the request, DMAC initiator and controls the data movement between memory and TX/RX FIFO.



### 17.4.9 Serial Audio Clocks and Sampling Frequencies

For internal CODEC, CODEC module containing the audio CODEC circuit/logic and corresponding controlling registers. CODEC needs a 12MHz clock from CPM called SYS\_CLK and provides I\_BITCLK, O\_BITCLK and I\_SYNC, O\_SYNC (left-right clock which is the sample rate as ADC or DAC) to AIC for outgoing and incoming audio respectively. These clocks change when change the sample rate in CODEC controlling registers. When using internal CODEC, must configure SYNC and BIT CLK as input, more details refers to CODEC Spec.

For AC-link, the bit clock is input from chip external and is fixed to 12.288MHz. The sample frequency of 48kHz is supported in nature. Variable Sample Rate feature is supported in this AIC. If the CODEC supports this feature, sample rate other than 48kHz audio data can be replay directly. Otherwise, software has to do the rate transfer to replay other sample rate audio data. Double rate, 96kHz or even 88.2kHz audio is also supported with proper CODEC.

Following are for BIT\_CLK/SYS\_CLK configuration in I2S/MSB-Justified format with external CODEC.

The BIT\_CLK is the rate at which audio data bits enter or leave the AIC. BIT\_CLK can be supplied either by the CODEC or an internally PLL. If it is supplied internally, BIT\_CLK is configured as output pins, and is supplied out to the CODEC. If BIT\_CLK is supplied by the CODEC, then it is configured as an input pin. Register bit AICFR.BCKD is used to select BIT\_CLK direction.

The audio sampling frequency is the frequency of the SYNC signal, which must be 1/64 of BIT\_CLK,  $f_{BIT\ CLK} = 64\ f_{S.}$  But SYNC signal frequency is not fixed when using internal CODEC.

SYS\_CLK is only for CODEC. It usually takes one of the two roles, as CODEC master clock input or as CODEC over-sampling clock input. If SYS\_CLK roles as CODEC master clock input, it usually should be set to a fixed frequency according to CODEC requirement but independent to audio sample rate. In this case, usually there is a PLL in the CODEC and CODEC roles master mode. See Figure 17-3 for the interface diagram. This is the recommended AIC CODEC system configuration.

If SYS\_CLK roles as CODEC over-sampling clock, its frequency is usually 4, 6, 8 or 12 times of BIT\_CLK frequency, which are 256, 384, 512 and 768 times of audio sample rates. Table 17-6 lists the relation between sample rate, BIT\_CLK and SYS\_CLK frequencies.

Table 17-6 Audio Sampling rate, BIT\_CLK and SYS\_CLK frequencies

Sample Rate	BIT_CLK (MHz)	SYS_CLK (MHz)				
f <sub>S</sub> (kHz)	f <sub>BIT_CLK</sub> = 64 f <sub>S</sub>	256 f <sub>S</sub>	384 f <sub>s</sub>	512 f <sub>s</sub>	768 f <sub>s</sub>	
48	3.072	12.288	18.432	24.576	36.864	
44.1	2.8224	11.2896	16.9344	22.5792	33.8688	



32	2.048	8.192	12.288	16.384	24.576
24	1.536	6.144	9.216	12.288	18.432
22.05	1.4112	5.6448	8.4672	11.2896	16.9344
16	1.024	4.096	6.144	8.192	12.288
11.025	0.7056	2.8224	4.2336	5.6448	8.4672
8	0.512	2.048	3.072	4.096	6.144

In this processor, SYS\_CLK can be selected from EXCLK or generated by dividing the PLL output clock in a CPM divider controlled by I2SCDR. If BIT\_CLK is chosen as an output, another divider in AIC is used to divide SYS\_CLK for it.




Figure 17-13 SYS\_CLK, BIT\_CLK and SYNC generation scheme

The setting of I2SDIV.DV is shown in Table 17-7.

I2SDIV.DV	f <sub>SYS_CLK</sub>	f <sub>BIT_CLK</sub>	f <sub>SYS_CLK</sub> / f <sub>BIT_CLK</sub>
0x1	128 f <sub>S</sub>	64 f <sub>S</sub>	2
0x2	196 f <sub>S</sub>	64 f <sub>S</sub>	3
0x3	256 f <sub>S</sub>	64 f <sub>S</sub>	4
0x5	384 f <sub>S</sub>	64 f <sub>S</sub>	6
0x7	512 f <sub>S</sub>	64 f <sub>S</sub>	8
0xB	768 f <sub>S</sub>	64 f <sub>S</sub>	12

Table 17-7 BIT\_CLK divider setting

As we observe in Table 17-6, if SYS\_CLK is taken as over-sampling clock by CODEC, the common multiple of all SYS\_CLK frequencies is much bigger than the PLL output clock frequency. To generate all different SYS\_CLK frequencies, one approach is change PLL frequency according to sample rate. This is not realistic, since frequently change PLL frequency during normal operation is not recommended.

Another approach is to found some approximate common multiples of all SYS\_CLK frequencies according to the fact that there tolerance in audio sample rate. Take  $f_{SYS\_CLK} = 256 f_S$ , Table 17-8 list



most frequencies, which are less than 400MHz, with relatively small sample rate errors. It is suggested to set PLL frequency as close to the frequencies listed as possible, then use clock dividers to generate different SYS\_CLK/BIT\_CLK for different sample rate.

Table 17-8 Approximate common multiple of SYS\_CLK for all sample rates

Approximate Common	Max Error Caused in
Frequency (MHz)	Audio Sample Rate (%)
123.53	0.53
147.11	0.24
170.68	0.79
235.5	0.87
247.06	0.53
270.64	0.11
280.56	0.73
294.22	0.24
305.14	0.67
317.79	0.53
329.57	0.66
341.35	0.79
347	0.85
353.13	0.90
358.79	0.69
370.59	0.53
382.96	0.54
394.17	0.24

Take PLL = 270.64 MHz as an example, Table 17-9 lists the divider settings for various sample rates.

Table 17-9 CPM/AIC clock divider setting for various sampling rate if PLL = 270.64MHz

Sample Rate (kHz)	I2SCDR	I2SDIV.DV	Sample Rate Error (%)
48	1	11	0.11
44.1	1	12	-0.11
32	0	33	0.11
24	1	22	0.11
22.05	1	24	-0.11
16	1	33	0.11
12	1	44	0.11
11.025	1	48	-0.11
8	1	66	0.11



For an EXCLK clock frequency, try to generate PLL frequencies as close to the frequencies listed in Table 17-8 as possible. Table 17-10 lists the PLL parameters and audio sample errors at different PLL frequencies for EXCLK at 12MHz.

Table 17-10 PLL parameters and audio sample errors for EXCLK=12MHz

	Max Sample		
M	N	Freq (MHz)	Rate Error
103	10	123.6	0.59%
49	4	147	0.31%
128	9	170.67	0.79%
157	8	235.5	0.87%
103	5	247.2	0.59%
65	3	260	0.82%
45	2	270	0.35%
203	9	270.67	0.12%
113	5	271.2	0.32%
187	8	280.5	0.75%
237	10	284.4	0.81%
49	2	294	0.31%
178	7	305.14	0.67%
53	2	318	0.60%
302	11	329.45	0.70%
256	9	341.33	0.79%
318	11	346.91	0.88%
206	7	353.14	0.90%
299	10	358.8	0.69%
247	8	370.5	0.55%
351	11	382.91	0.55%
230	7	394.29	0.27%

The BIT\_CLK should be stopped temporary when change the divider settings, or when change BIT\_CLK source (from internal or external), to prevent clock glitch. Register I2SCR.STPBK is provided to assist the task. When I2SCR.STPBK = 1, BIT\_CLK is disabled no matter whether it is generated internally or inputted from the external source. The operation flow is described in following.

- Stop all replay/record by clear AICCR.ERPL and AICCR.EREC.
- Polling I2SSR.BSY till it is 0
- Stop the BIT CLK by write 1 to I2SCR.STPBK
- Operations concerning BIT CLK
- Resume the BIT\_CLK by write 0 to I2SCR.STPBK



## 17.4.10 Interrupts

The following status bits, if enabled, interrupt the processor:

- Receive FIFO Service (AICSR.RFS). It's also DMA Request
- Transmit FIFO Service (AICSR.TFS). It's also DMA Request
- Transmit Under-Run (AICSR.TUR)
- Receive Over-Run (AICSR.ROR)
- Command Address and Data Transmitted, AC-link only (ACSR.CADT)
- External CODEC Registers Status Address and Data Received, AC-link only (ACSR.SADR)
- External CODEC Registers Read Status Time Out, AC-link only (ACSR.RSTO)

For further details, see the corresponding register description sections.



# 18 Internal CODEC Interface

## 18.1 Overview

This chapter describes the embedded audio CODEC in processor and related software interface.

This embedded CODEC is an I2S audio CODEC. AIC module is an interface to this CODEC in audio data replaying and recording. Several memory mapped registers are used to access this embedded CODEC, and write/read these registers could access the CODEC's internal control and configure registers that is using 12Mhz clock.

#### 18.1.1 Features

The following are internal CODEC features:

- 1. 24 bits ADC and DAC,
- 2. Headphone load up to 16 Ohm
- 3. Sample frequency supported: 8k, 9.6k, 12k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k, 96k.
- 4. Two MIC input, 85db SNR
- 5. Stereo line input,
- 6. Separate power-down modes for ADC and DAC path with several shutdown modes;
- 7. Reduction of audible glitches systems: Pop Reduction system, Soft Mute mode;
- 8. Support capacitor-less headphone connection.
  - **OPT** = pins or functions may not available in some specify chip.
  - TBD = parameter or document section to be defined later on
  - TBC = parameter or document section subject to change
  - TO BE COMPLETED = section to be filled or subject to change



## 18.1.2 Signal Descriptions

CODEC has max 13 analog signal IO pins and 4 power pins on chip. They are listed and described in Table 18-1.

Table 18-1 CODEC signal IO pin description

Pin Names	Ю	Note	Pin Description	Power
AOHPL	АО		Left headphone out	AVDHP
AOHPR	АО		Right headphone out	AVDHP
AOHPM	АО	OPT	Headphone common mode output	AVDHP
AOHPMS	Al	OPT	Headphone common mode sense input (connect to AOHPM)	AVDHP
MICP1	ΑI		Microphone mono differential analog input 1 (MIC1), positive pin	AVDCDC
MICN1	Al	ОРТ	Microphone mono differential analog input 1 (MIC1), negative pin	AVDCDC
MICP2	Al	OPT	Microphone mono differential analog input 2 (MIC2), positive pin	AVDCDC
MICN2	Al	OPT	Microphone mono differential analog input 2 (MIC2), negative pin	AVDCDC
MICBIAS	АО	OPT	Microphone bias	AVDCDC
AIL	ΑI		Left line input. Also named LLINEIN in some place	AVDCDC
AIR	ΑI		Right line input. Also named RLINEIN in some place	AVDCDC
VCOM	АО		Voltage Reference Output. An electrolytic capacitor more than 10µF in parallel with a 0.1µF ceramic capacitor attached from this pin to AVSCDC eliminates the effects of high frequency noise.	AVDCDC
AVDHP	Р		Headphone amplifier power, 3.3V	-
AVSHP	Р		Headphone amplifier ground	-
AVDCDC	Р		CODEC analog power, 3.3V, inter signal VREFP	-
AVSCDC	Р		CODEC analog ground, inter signal VREFN	-
HPSENSE	Al	OPT	Headphone jack sense.	AVDHP

#### Note:

- (1) AVDHP = 3.3v (typ).
- (2) AVDCDC= 3.3v (typ)
- (3) Inter signal VREFP is connected to AVDCDC, inter signal VREFN is connected to AVSCDC.
- (4) Please refer to data sheet of the chip for details
- (5) In target chip package, NOT all pins are available. Please refer to the chip specification



## 18.1.3 Block Diagram




Figure 18-1 CODEC block diagram




Figure 18-2 Internal CODEC works with AIC



## 18.2 Mapped Register Descriptions

The internal CODEC software interface includes 2 registers. They are mapped in IO memory address space of AIC module so that program can access them to control the operations of the CODEC.

**Table 18-2 Internal CODEC Mapped Registers Description (AIC Registers)** 

Name	Description	RW	Reset value	Address	Size
RGADW	Address, data in and write command for accessing to internal registers of internal embedded CODEC	RW	0x00000000	0x100200A4	32
RGDATA	The read out data and interrupt request status of Internal registers data in the internal embedded CODEC.	R	0x00000000	0x100200A8	32


#### Note:

- 3. All these registers are AIC Registers, because they are mapped in AIC IO memory address.
- 4. RGADW contains data, address and write command to the internal registers of the internal CODEC.
- 5. RGDATA returns the internal register value of the internal CODEC and interrupt request status.



## 18.2.1 CODEC internal register access control (RGADW)

RGADW contains address, data and write command to the internal registers of the internal embedded CODEC.



Bits	Name	Description	RW
31:17	Reserved	Writes to these bits have no effect and always read as 0	R
16	RGWR	Write 1 to this bit issues writing to CODEC's internal register process.	RW
		This bit keeps value 1 until the current writing process is finished. A	
		register read or a new register writing process cannot be issued before	
		the previous writing process finished. In another word, it should not	
		write to RGADW before RGADW.RGWR becomes 0. A writing process	
		takes max of 0.17us plus 1 PCLK cycle. Write 0 to this bit is ignored.	
15	Reserved	Writes to these bits have no effect and always read as 0	R
14:8	RGADDR	When it issues a writing to CODEC's internal register command, i.e.	RW
		RGWR=1, this field specifies the register's address. In addition, this	
		field also decides the address of the register's data out at any time.	
7:0	RGDIN	When it issues a writing to CODEC's internal register command, i.e.	RW
		RGWR=1, this field contains the data to be written to the register.	

#### Note:


It is strong suggesting verifying the data (using read RGDATA below) after writing it to internal register of CODEC. When RGDATA returns the right data which writing to the address, the writing process is finish.

Please notice that AIC needs SYS\_CLK (refers to <u>AIC spec</u>), when write new value to or read from CODEC internal registers.



## 18.2.2 CODEC internal register data output (RGDATA)

RGDATA returns the internal register value of the internal embedded CODEC and interrupt request status.



Bits	Name	Description			RW
31:9	Reserved	Wr	Writes to these bits have no effect and always read as 0		
8	IRQ	Th	This field returns the internal embedded CODEC's interrupt request.		
			IRQ Description		
			0	No CODEC's interrupt request found	
			1	CODEC's interrupt request is pending	
7:0	RGDOUT	Th	This field returns the value of the internal register in internal embedded F		
		CC	CODEC. As the RGADW.RGADDR field specifies the register's		
		ade	dress.		

Please notice that AIC needs SYS\_CLK (refers to <u>AIC spec</u>), when write new value to or read from CODEC internal registers.



### 18.3 Operation

The internal embedded CODEC is controlled its internal registers. These registers can be accessed by through memory-mapped registers, RGADW and RGDATA, just like L3 bus or I2C bus for an external CODEC. AIC's BITCLK and SYNC are from/to the CODEC and is controlled by CKCFG.SELAD register. The audio data transferring, i.e. audio replaying and recording, is down by AIC. AIC still takes the role of I2S controller. We will refer to many AIC operations and registers in the following audio operation descriptions, please reference to AIC Spec for the details. This is a guide for software.

### 18.3.1 Access to internal registers of the embedded CODEC

The embedded CODEC is controlled through its internal registers. RGADW and RGDATA are used to write to and read from these registers. Here are some examples.

```
Example 1. Write to a CODEC internal register
```

Step 1: RGADW.RGWR == 0?

Step 2: If not, go to step 1

Step 3: Write to RGADW and make it:

RGADW.RGDIN = <data to be written to the register>;

RGADW.RGADDR = <the register's address >;

Step 4: Write to RGADW to commit the writing operation:

RGADW.RGWR = 1;

#### Example 2. Read from a CODEC internal register

Step 1: RGADW.RGWR == 0?

Step 2: If not, go to step 1

Step 3: write to RGADW and make it:

RGADW.RGWR = 0;

RGADW.RGDIN = <don't care>;

RGADW.RGADDR = <the register's address>;

Step 4: read RGDATA.DOUT, which returns the register's content

### 18.3.2 CODEC controlling and typical operations

This section is some typical operations. We are assumed the power supply of CODEC is on, and CODEC is in STANDBY mode, CRR is configured for audio Ramping system, clear PMR2.SB\_MC to 0 in capacitor-less connection mode (refers to capacitor-less headphone connection).

Before using any of these operations, make sure AIC is configured properly as list below:

1. Make AIC to use internal CODEC mode:



AICFR.ICDC = 1; Use internal CODEC.

AICFR.AUSEL = 1; Use I2S mode.

AICFR.BCKD = 0; CODEC input BIT\_CLK to AIC.

AICFR.SYNCD = 0; CODEC input SYNC to AIC.

I2SCR.AMSL = 1; Use I2S operation mode.

I2SCR.ESCLK = 1; Open SYS CLK to internal CODEC.(if using PLL Clock)

- 2. Make sure AICCR.FLUSH = 0; AICFR.RST = 0; AICCR.ENLBF = 0;
- 3. Clear AICSR.ROR, AICSR.TUR, AICSR.RFS, AICSR.TFS = 0 to 0.
- 4. Set proper value to AICCR.M2S; AICCR.ENDSW; AICCR.ASVTSU
- 5. Set AICFR.ENB to 1; Open AIC.

When using DMA mode, configure AICFR.RFTH, AICCR.RDMS or AICFR.TFTH, AICCR.TDMS.

Configure TX-FIFO and interrupt means setting proper value to AICFR.TFTH, clear AICCR.ETFS to 0, and clear AICCR.ETUR to 0.

Configure RX-FIFO and interrupt means setting proper value to AICFR.RFTH, clear AICCR.ERFS to 0 and clear AICCR.EROR to 0.

When configure interrupt, software must handle all the interrupt. So all interrupt is recommended disabled as shown above.

CODEC shares the interrupt with AIC module.

The register or register bit of CODEC will use the same form as the Mapped registers, but software should use the method in the section <u>1.3.2</u> to access this registers.

All the REF parts of the working part diagrams are working. More details are listed in the CODEC guide.

### 18.3.3 Power saving

There are many power modes in CODEC. In every working mode, it should close stages (parts) of CODEC for saving power.

The power diagram is shown in Figure 2-7 CODEC Power Diagram; please refer to <u>2.8 CODEC</u> <u>Operating modes</u>.

## 18.3.4 Pop noise and the reduction of it

Please refre to <u>2.8.9 Anti-pop operation sequences</u>.

### 18.3.4.1 Reference open step

1. Init play

Step 0: Open DMA and two AIC modules Clocks in CPM.CLKGR



- Step 1: Configure AIC as slave and using inter CODEC mode.
- Step 2: Configure DMA as slave mode using internal CODEC
  - o Open
- Step 0: Enable DMA Channel Clock
- Step 1: Configure AIC sample size and sample rate. Configure AIC Output FIFO Threshold,
- Step 2: Configure DMA
- Step 3: Configure CODEC
  - o Write
- Step 0: Enable DMA Channel Clock
- Step 1: Configure AIC
- Step 2: Configure DMA
- Step 3: Configure CODEC
  - o Read
- Step 0: Enable DMA Channel Clock
- Step 1: Configure AIC
- Step 2: Configure DMA
- Step 3: Configure CODEC
  - o Close
  - o End
- 1. Open DMA and two AIC modules Clocks in CPM.CLKGR:
  - CPM.CLKGR &= ~1060;
- 2. Close (DMA and) two AIC modules Clocks in CPM.CLKGR:
  - CPM.CLKGR |= 1060;
- 3. Configure AIC as slave and using inter CODEC mode.
  - AICFR.ICDC = 1; Use internal CODEC.
  - AICFR.AUSEL = 1; Use I2S mode.
  - AICFR.BCKD = 0; CODEC input BIT\_CLK to AIC.

    AICFR.SYNCD = 0; CODEC input SYNC to AIC.

    I2SCR.AMSL = 1; Use I2S operation mode.
  - I2SCR.ESCLK = 1; Open SYS\_CLK to internal CODEC.
- 4. Enable DMA channel clock that is used for transferring data from/to AIC module.

### 18.4 Timing parameters

- 1. Tsbyu: Reference wake-up time after complete power down.
  - When Cext = 10uF/100nF +/-20%, Typical value of Tsbyu is 250ms, Max is 500ms.
- 2. Tshd adc: ADC wake-up time after SLEEP mode
  - When Cext = 10uF/100nF + -20%, Typical value is 200ms(TBC)
- 1. Tshd dac: DAC wake-up time after SLEEP mode
  - When Cext = 10uF/100nF + -20% Typical value is to be defined later on.
  - The Cext is the two decoupling capacitors between the VREF and VREFN (AVSCDC). Refer to
- 2.9.1 Avoid quiet ground common currents.



# 18.5 AC & DC parameters

### Votages:

AVSHP and AVSCDC are connected to analog ground.

AVDHP = 3.3v (typ).

AVDCDCP= 3.3v (typ)

### **Currents:**

Mode	Currents
1 Complete down (Static)	I <sub>AVDCDC</sub> + I <sub>AVDHP</sub> < 5 μ A
2 SLEEP mode (Static)	TBD
3 SLEEP mode with MCLK(Static)	TBD
4 Playback to AOHPR/AOHPL(Silence)	2 mA < I <sub>AVDCDC</sub> + I <sub>AVDHP</sub> < 8 mA
5 Record from AIL/AIR(Silence)	1.5 mA < I <sub>AVDCDC</sub> + I <sub>AVDHP</sub> < 6 mA
6 Playback with Record (4 + 5 Silence)	3 mA < I <sub>AVDCDC</sub> + I <sub>AVDHP</sub> < 10 mA
7 Playback to AOHPR/AOHPL(Digital Full Scale)	TBD
8 Record from AIL/AIR(2.8Vpp)	TBD
9 Playback with Record (7 + 8 Full Scale)	TBD

Current value is at AVDCDC = AVDHP = 3.3 V.

Chip pin Name	me MAX Current across I/O @ AVDCDC = AVDHP = 3.3 V		
AVDCDCP	< 20 mA in normal working mode		
AVSCDCP	< 20 mA in normal working mode		
AVDHP	< 160 mA in normal working mode		
AVDITE	< 1400 mA in case of short circuit		
AVSHP	< 160 mA in normal working mode		
AVSHE	< 1400 mA in case of short circuit		
VCOM	< 2 mA in normal working mode		
MICP < 2 mA in normal working mode			
MICBIAS < 5 mA in normal working mode			
AIL, AIR < 2 mA in normal working mode			
AOHPL	< 80 mA in normal working mode		
AONPL	< 1200 mA in case of short circuit		
AOHPR	< 80 mA in normal working mode		
AURK	< 1200 mA in case of short circuit		
AOHPM	< 160 mA in normal working mode		
AOHFW	< 1400 mA in case of short circuit		
AOHPMS	AOHPMS < 1 mA in normal working mode		

Please refer to Chip Datasheet for more details.



# 18.6 CODEC Configuration guide

## 18.6.1 CODEC internal Registers

Register	Function	Address	Reset	Software	
Name			value	Write	
AICR	Audio Interface Control	00000 / 00 / 00	0C	0F	
CR1	Control Register 1	00001 / 01/ 01	AA		
CR2	Control Register 2	00010 / 02 / 02	78		
CCR1	Control Clock Register 1	00011 / 03 / 03	00	00	
CCR2	Control Clock Register 2	00100 / 04 / 04	00		
PMR1	Power Mode Register 1	00101 / 05 / 05	FF		
PMR2	Power Mode Register 2	00110 / 06 / 06	03		
CRR	Control Ramp Register	00111 / 07 / 07	51	51	
ICR	Interrupt Control Register	01000 / 08 / 08	3F	A0 <sup>[1]</sup>	
IFR	Interrupt Flag Register	01001 / 09 / 09	00	(IFR)	
CGR1	Control Gain Register 1	01010 / 10 / 0A	00		
CGR2	Control Gain Register 2	01011 / 11 / 0B	04		
CGR3	Control Gain Register 3	01100 / 12 / 0C	04		
CGR4	Control Gain Register 4	01101 / 13 / 0D	04		
CGR5	Control Gain Register 5	01110 / 14 / 0E	04		
CGR6	Control Gain Register 6	01111 / 15 / 0F	04		
CGR7	Control Gain Register 7	10000 / 16 / 10	04		
CGR8	Control Gain Register 8	egister 8 10001 / 17 / 11			
CGR9	Control Gain Register 9	10010 / 18 / 12	0A		
CGR10	Control Gain Register 10	10011 / 19 / 13	00		
TR1	Test Register 1	10100 / 20 / 14	00	00	
TR2	Test Register 2	10101 / 21 / 15	CO	CO	
CR3	Control Register 3	10110 / 22 / 16	C0	C0 <sup>[2]</sup>	
AGC1	Automatic Gain Control 1	10111 / 23 / 17	34		
AGC2	Automatic Gain Control 2	11000 / 24 / 18	07		
AGC3	Automatic Gain Control 3	11001 / 25 / 19	44		
AGC4	Automatic Gain Control 4	11010 / 26 / 1A	1F		
AGC5	Automatic Gain Control 5	11011 / 27 / 1B	00		

### NOTE:

- [1]. After write AFR by reading AFR value for clear AFR, Must set ICR to A0.
- [2]. This register should keep the reset value 11000000(C0) in REPLAY mode
- [3]. Before configuration the CODEC make sure the CONFIG\* field configured properly first.



## 18.6.2 CODEC internal registers

## 18.6.2.1 AICR: Audio Interface Control Register

Register Name: AICR Register Address: 0x00

bit7-RW-0 bit6-RW-0 bit5-RW-0 bit4-RW-0 bit3-RW-1 bit2-RW-1 bit1-RW-0 bit0-RW-0

Reserved CONFIG1

Bits	Field	Description			
7:4	Reserved	These bits are not used, when read is 0000.			
3:0	CONFIG1	These bits must be set to 1111			

#### Note:

- This register should keep the value 00001111 by software for proper configuration status.
- Must set a value to every CONFIGn(n=1 to 8) field before use this CODEC, here is CONFIG1.

## 18.6.2.2 CR1: Control Register 1

Register Name: CR1 Register Address: 0x01

bit7-RW-1 bit6-RW-0 Bit5-RW-1 bit4-RW-0 bit3-RW-1 bit2-RW-0 bit1-RW-1 bit0-RW-0

SB\_MICBIAS MONO DAC\_MUTE HP\_DIS DACSEL BYPASS Reserved

Bits	Field	Description		
7	SB_MICBIAS	Microphone biasing buffer power-down		
		0 = active		
		1 = power-down		
6	MONO	Stereo-to-mono conversion for DAC path		
		0 = stereo		
		1 = mono		
5	DAC_MUTE	DAC soft mute mode		
		0 = mute inactive, digital input signal transmitted to the DAC		
		1 = puts the DAC in soft mute mode		
4	HP_DIS	HeadPhone output signal disabled		
		0 = Signal applied to headphone outputs		
		1 = no signal on headphone outputs, acts as a mute signal		
3	DACSEL	Mixer input selection		
		0 = DAC output ignored in input of the mixer		
		1 = DAC output selected as an input of the mixer		
2	BYPASS	Mixer input selection (line)		
		0 = Bypass path ignored in input of the mixer		
		1 = Bypass path selected as an input of the mixer		
1:0	Reserved	These bits are not used, when read is 00.		



# 18.6.2.3 CR2: Control Register 2

Register Name: CR2 Register Address: 0x02

bit7-RW-0	bit6-RW-1	Bit5-RW-1	Bit4-RW-1	bit3-RW-1	bit2-RW-0	bit1-RW-0	bit0-RW-0
DAC_DEEMP	DAC_ADWL		ADC_ADWL		ADC_HPF	Reserved	

Bits	Field	Description			
7	DAC_DEEMP	DAC De-emphasize filter enable			
		0 = inactive			
		1 = enables the de-emphasis filter			
6:5	DAC_ADWL	Audio Data Word Length of DAC path			
		00 = 16-bit word length data			
		01 = 18-bit word length data			
		10 = 20-bit word length data			
		11 = 24-bit word length data			
4:3	ADC_ADWL	Audio Data Word Length of ADC path			
		00 = 16-bit word length data			
		01 = 18-bit word length data			
		10 = 20-bit word length data			
		11 = 24-bit word length data			
2	ADC_HPF	ADC High Pass Filter enable			
		0 = inactive			
		1 = enables the ADC High Pass Filter			
1:0	Reserved	These bits are not used, when read is 00.			

# 18.6.2.4 CR3: Control Register 3

Register Name: CR3 Register Address: 0x16

bit7-RW-1	bit6-RW-1	bit5-RW-0	Bit4-RW-0	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-0
SB MIC1	SB MIC2	SIDETONE1	SIDETONE2	MICDIFF	MICSTERFO	INS	FI

Bits	Field	Description			
7	SB_MIC1	Analog Microphone 1 (MIC1) Input conditioning circuitry power-down			
		mode.			
		0 = active			
		1 = power-down			
6	SB_MIC2	Analog Microphone 2 (MIC2) Input conditioning circuitry power-down			
		mode.			
		0 = active			
		1 = power-down			
5	SIDETONE1	Select Microphone 1 (MIC1) as an input of Mixer;			
		0 = Sidetone1 path ignored in input of the mixer			



		1 = Sidetone1 path selected as an input of the mixer							
		NOTE: It must configure in RECORD with Direct Playback mode. This							
		signal is also affected by MICSTEREO. Refer to its description.							
4	SIDETONE2	Select Micro	ophone 2 (N	/IIC2) as an	input of Mixer;				
		0 = Side	tone1 path	ignored in i	nput of the mixer				
		1 = Side	tone1 path	selected as	an input of the m	ixer			
		NOTE: It mu	ust configur	e in RECOI	RD with Direct Pla	yback mode. This			
		signal is als	o affected b	y MICSTEI	REO. Refer to its	description.			
3	MICDIFF	Microphone	input mode	e selection.					
		0= Micropho	one sinale-e	ended input	S				
		1= Micropho							
2	MICSTEREO	Microphone input mode selection							
			•						
		0= Micropho		•					
		1= Micropho	Jue Steleo	liputs		B			
		SIDETONE1 SIDETONE2 MICSTEREO Left channel input of Mixer Mixer							
		0	0	X	None	None			
		1	0	0	MIC1	MIC1			
			U	1	MIC2	MIC1			
		0	4	0	MIC2	MIC2			
		0 1 1 MIC1				MIC2			
		1	1	X	MIC1 & MIC2	MIC1 & MIC2			
1:0	INSEL	Selection of	the input s	ignal conve	rted by the ADC;				
		00 = Microphone 1 (MIC1) input to left and right channels							
		01 = Microphone 2 (MIC2) input to left and right channels							
		10 = Line input							
		11 = Mixer (	•						
	1								

## NOTE:

- This register should keep the reset value 11000000 in REPLAY mode.
- Please refer to section <u>2.8 CODEC Operating modes</u>.

## 18.6.2.5 CCR1: Control Clock Register 1

Register Name: CCR1 Register Address: 0x03

bit7-RW-0 bit6-RW-0 Bit5-RW-0 bit4-RW-0 bit3-RW-0 bit2-RW-0 bit1-RW-0 bit0-RW-0

Reserved	CONFIG4

Bits	Field	Description				
7:4	Reserved	This bits are not used				
3:0	CONFIG4	These bits must be clear to 0000.				

### NOTE:



- 1. This register should keep the reset value 00000000
- 2. The CONFIG4 value 0000 means CODEC use the inter 12Mhz clock.

## 18.6.2.6 CCR2: Control Clock Register 2

Register Name: CCR2 Register Address: 0x04

bit7-RW-0 bit6-RW-0 Bit5-RW-0 bit4-RW-0 bit3-RW-0 bit2-RW-0 bit1-RW-0 bit0-RW-0

DFREQ AFREQ

Bits	Field	Description
7:4	DFREQ	Selection of the DAC sampling rate (Fs)
		NOTE: The sampling frequency value is given in the FREQ[3:0] table
3:0	AFREQ	Selection of the ADC sampling rate (Fs)
		NOTE: The sampling frequency value is given in the FREQ[3:0] table

Note: Please refer to section 2.4 Sample frequency: FREQ.

## 18.6.2.7 PMR1: Power Mode Register 1

Register Name: PMR1 Register Address: 0x05

bit7-RW-1	bit6-RW-1	Bit5-RW-1	bit4-RW-1	bit3-RW-1	bit2-RW-1	bit1-RW-1	bit0-RW-1
SB_DAC	SB_OUT	SB_MIX	SB_ADC	SB_LIN	Reserved		SB_IND

Bits	Field	Description
7	SB_DAC	DAC power-down mode
		0 = active
		1 = power-down
6	SB_OUT	Output Stage power-down mode
		0 = active
		1 = power-down
5	SB_MIX	Mixer and line output stage power-down
		0 = active
		1 = power-down
4	SB_ADC	ADC power-down mode
		0 = active
		1 = power-down
3	SB_LIN	Analog line Input (Bypass) conditioning circuitry power-down mode
		0 = active
		1 = power-down
2:1	Reserved	These bits are not used, when read is 11.
0	SB_IND	Mixer to ADC circuitry power-down mode
		0 = active



		1 = power-down
--	--	----------------

Note: Please refer to section <u>2.8 CODEC Operating modes</u>.

## 18.6.2.8 PMR2: Power Mode Register 2

Register Name: PMR2 Register Address: 0x06

bit7-RW-0	bit6-RW-0	bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	bit1-RW-1	bit0-RW-1
LRGI	RLGI	LRGOD	RLGOD	GIM	SB_MC	SB	SB_SLEEP

Bits	Field	Description
7:6	LRGI, RLGI	PGATM input gain coupling.
		00 = Left and right channels gains are independent, respectively
		given by GIL and GIR
		10 = Left and right channels gain is given by GIR
		01 = Left and right channels gain is given by GIL
		11 = Left and right channels gain is given by GIR
5:4	LRGOD, RLGOD	DAC mixing gain coupling
		00 = Left and right channels gains are independent, respectively
		given by GODL and GODR
		10 = Left and right channels gain is given by GODR
		01 = Left and right channels gain is given by GODL
		11 = Left and right channels gain is given by GODR
3	GIM	Microphone (MIC1) amplifier gain control
		0 = 0 dB gain
		1 = 20 dB gain
2	SB_MC	Output Stage common mode buffer power-down
		0 = active (capacitor less headphone output configuration)
		1 = power-down (line output configuration)
1	SB	Complete power-down mode
		0 = normal mode (active)
		1 = complete power-down
0	SB_SLEEP	SLEEP mode
		0 = normal mode (active)
		1 = SLEEP mode

#### Note:

- 3. Please refer to section 2.8 CODEC Operating modes, 2.3.1 Programmable boost gain: GIM
- 4. Please refer to section <u>2.9.3 Capacitor-coupled headphone connection</u>, <u>2.9.2 Capacitor-less headphone connection</u> for SB\_MC setting.



## 18.6.2.9 CRR: Control Ramp Register

Register Name: CRR Register Address: 0x07

	bit7-RW-0	bit6-RW-1	bit5-RW-0	bit4-RW-1	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-1
ĺ	Reserved	RATIO			KFAST		TRE	ESH

Bits	Field	Description
7	Reserved	This bit are not used, when read is 0.
6:5	RATIO	Ratio between fast and slow steps
		00 = Ratio is 1
		01 = Ratio is 2
		10 = Ratio is 4 (default)
		11 = Ratio is 8
4:2	KFAST	Factor for step time in fast slope part
		000 = KFast is 1
		001 = KFast is 2
		010 = KFast is 4
		011 = KFast is 8
		100 = KFast is 16 (default)
		101 = Kfast is 32
1:0	TRESH	Threshold between fast and slow slope parts
		00 = Threshold is 0
		01 = Threshold is 32 (default)
		10 = Threshold is 64
		11 = Threshold is 128

## Note:

- 1. This register should keep the reset value 01010001(51) for reduce pop-noise.
- 2. Please refer to section <u>2.6 Ramping system guide</u> for details.



## 18.6.2.10 ICR: Interrupt Control Register

Register Name: ICR Register Address: 0x08

Bit7-RW-0	bit6-RW-0	bit5-RW-1	bit4-RW-1	bit3-RW-1	bit2-RW-1	bit1-RW-1	bit0-RW-1
INT_FORM		JACK_MASK	CCMC_MASK	RUD_MASK	RDD_MASK	GUD_MASK	GDD_MASK

Bits	Field	Description
7:6	INT_FORM	Waveform and polarity of the IRQ signal
		00 = The generated IRQ is a high level
		01 = The generated IRQ is a low level
		10 = The generated IRQ is a high level pulse with an 8 SYS_CLK
		cycles duration.
		11 = The generated IRQ is a low level pulse with an 8 SYS_CLK
		cycles duration.
5	JACK_MASK	Mask for the JACK_EVENT flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)
4	CCMC_MASK	Mask for the CCMC flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)
3	RUD_MASK	Mask for the RAMP_UP_DONE flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)
2	RDD_MASK	Mask for the RAMP_DOWN_DONE flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)
1	GUD_MASK	Mask for the GAIN_UP_DONE flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)
0	GDD_MASK	Mask for the GAIN_DOWN_DONE flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)

### NOTE:

- 1. When an interrupt is masked, the event do not generates any change on the IRQ signal, but the corresponding flag value is set to '1' in the IFR register.
- 2. When the IRQ signal is active on level, the IRQ signal is set to the inactive level while no IRQ occurs, which is unmasked.



- 3. When the IRQ signal is a pulse, the IRQ signal is set to the inactive state until a new non-masked event occurs in IFR[5:0] or until a masked event is unmasked.
- 4. When using CODEC Interrupt, it must set AIC.I2SCR.ESCLK to 1 and AIC.AICFR.ENB to 1.
- 5. CODEC Interrupt is sharing with AIC Interrupt.
- 6. That Writing IFR by reading current IFR value will clear all interrupt flag values.

## 18.6.2.11 IFR: Interrupt Flag Register

Register Name: IFR Register Address: 0x09

bit7-RW-0	Bit6-R-0	bit5-RW-0	bit4-R-0	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-0
Reserved	JACK	JACK_EVENT	CCMC	RAMP_UP	RAMP_DOW	GAIN_UP	GAIN_DOWN
				_ DONE	N_ DONE	_DONE	_DONE

Bits	Field	Description
7	Reserved	These bits are not used, when read is 000.
6	JACK	Output Jack plug detection status
		0 = no jack
		1 = output jack present.
5	JACK_EVENT	Event on output Jack plug detection status.
		0 = no event
		1 = event detected (due to JACK flag change to '0' or '1').
		Write 1 to Reset of the flag
4	CCMC	Output short circuit detection status – Reserved for future use
		Read
		0 = inactive
		1 = indicates that a short circuit has been detected by the output
		stage.
		The conditions that reset the flag are only in the capacitor-less
		headphone-ended outputs mode. AOHPL and AOHPR are driven
		through Programmable Gain Amplifiers/Attenuators.
		Write 1 to Update of the flag
3	RAMP_UP_DONE	End of output stage ramp up flag
		0 = no event
		1 = the ramp-up sequence is completed; Output Stage is active.
		Write 1 to Reset of the flag
2	RAMP_DOWN_DO	End of output stage ramp down flag
	NE	0 = no event
		1 = the ramp-down sequence is completed; Output Stage in
		stand-by mode.
		Write 1 to Reset of the flag
1	GAIN_UP_DONE	End of mute gain up sequence flag
		0 = no event
260		



		1 = the mute sequence is completed; the DAC input signal is     transmitted to the DAC path.  Write 1 to Reset of the flag
0	GAIN_DOWN_DO NE	End of mute gain down sequence flag  0 = no event  1 = the mute sequence is completed; a 0 DC signal is transmitted to the DAC path.  Write 1 to Reset of the flag

### Note:

- 1- The flags RAMP\_UP\_DONE, RAMP\_DOWN\_DONE, GAIN\_UP\_DONE and GAIN\_DOWN\_DONE can be reset after 4 cycles of SYS\_CLK.
- 2- Interpretation of any unspecified point is absolutely up to the designer of analog part, so it is need to pay a attention to using this flags in section <u>2.8.9 Operation sequences</u>.

### 18.6.2.12 CGR1: Control Gain Register 1

Register Name: CGR1 Register Address: 0x0A

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	Bit1-RW-0	bit0-RW-0
	GO	DL			GC	DR	

Bits	s Field Description		
7:4	GODL	DAC mixing left channel gain programming value	
3:0	GODR	DAC mixing right channel gain programming value	

#### Note:

Please refer to section <u>2.3.4 Programmable attenuation GOD</u> for more details.

## 18.6.2.13 CGR2: Control Gain Register 2

Register Name: CGR2 Register Address: 0x0B

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-1	Bit1-RW-0	bit0-RW-0
LRG01	RLG01	Reserved			GO1R		

Bits	Field	Description					
7:6	RLGO1, LRGO1	Line 1 mixing gain coupling					
		00 = Left and right channels gains are independent, respectively given by GO1L and GO1R					
		10 = Left and right channels gain is given by GO1R					
		01 = Left and right channels gain is given by GO1L					
		11 = Left and right channels gain is given by GO1R					
5	Reserved	This bit are not used, when read is 0.					



4:0	GO1R	Line 1 mixing right channel gain programming value
-----	------	--

Note:

Please refer to section 2.3.4 Programmable attenuation GOi for more details.

## 18.6.2.14 CGR3: Control Gain Register 3

Register Name: CGR3 Register Address: 0x0C

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-1	bit1-RW-0	bit0-RW-0
Reserved			GO1L				

Bits	Field Description				
7:5	Reserved	These bits are not used, when read is 000.			
4:0	GO1L	Line 1 mixing left channel gain programming value			

Note: Please refer to section 2.3.4 Programmable attenuation GOi for more details.

## 18.6.2.15 CGR4: Control Gain Register 4

Register Name: CGR4 Register Address: 0x0D

bit7-RW-0	bit6-RW-0	Bit5-RW-0	Bit4-RW-0	bit3-RW-0	bit2-RW-1	bit1-RW-0	bit0-RW-0
RLGO2	LRGO2	Reserved			GO2R		

Bits	Field	Description						
7:6	RLGO2, LRGO2	Microphone 1 mixing gain coupling						
		00 = Left and right channels gains are independent, respectively given by GO2L and GO2R						
		10 = Left and right channels gain is given by GO2L						
		01 = Left and right channels gain is given by GO2R						
		11 = Left and right channels gain is given by GO2L						
5	Reserved	This bit are not used, when read is 0.						
4:0	GO2R	Microphone 1 mixing right channel gain programming value.						

Note: Please refer to section <u>2.3.4 Programmable attenuation GOi</u> for more details.

## 18.6.2.16 CGR5: Control Gain Register 5

Register Name: CGR5 Register Address: 0x0E

bit7-RW-0 b	oit6-RW-0	bit5-RW-0	Bit4-RW-0	bit3-RW-0	bit2-RW-1	bit1-RW-0	bit0-RW-0
F	Reserved				GO2L		

Bits	Field	Description
		•



7:5	Reserved	These bits are not used, when read is 000.
4:0	GO2L	Microphone 1 mixing left channel gain programming value

Note: Please refer to section <u>2.3.4 Programmable attenuation GOi</u> for more details.

## 18.6.2.17 CGR6: Control Gain Register 6

Register Name: CGR6 Register Address: 0x0F

bit7-RW-0	bit6-RW-0	bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-1	Bit1-RW-0	bit0-RW-0
RLGO3	LRGO3	Reserved			GO3R		

Bits	Field	Description
7:6	RLGO3, LRGO3	Microphone 2 mixing gain coupling
		<ul> <li>00 = Left and right channels gains are independent, respectively given by GO3L and GO3R</li> <li>10 = Left and right channels gain is given by GO3R</li> <li>01 = Left and right channels gain is given by GO3L</li> <li>11 = Left and right channels gain is given by GO3R</li> </ul>
5	Reserved	This bit are not used, when read is 0.
4:0	GO3R	Microphone 2 mixing right channel gain programming value

### NOTE:

Please refer to section 2.3.4 Programmable attenuation GOi for more details.

## 18.6.2.18 CGR7: Control Gain Register 7

Register Name: CGR7 Register Address: 0x10

bit7-RW-0	bit6-RW-0	bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-1	bit1-RW-0	bit0-RW-0	
	Reserved			GO3L				

Bits	Field	Description
7:5	Reserved	These bits are not used, when read is 000.
4:0	GO3L	Microphone 2 mixing left channel gain programming value.

#### Note:

Please refer to section 2.3.4 Programmable attenuation GOi for more details.

## 18.6.2.19 CGR8: Control Gain Register 8



Register Name: CGR8 Register Address: 0x11

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-1	bit2-RW-0	Bit1-RW-1	bit0-RW-0
RLGO	LRGO	Reserved			GOR		

Bits	Field	Description	
7:6	RLGO, LRGO	Output stages gain coupling	
		00 = Left and right channels gains are independent, respectively given by GOL and GOR	
		10 = Left and right channels gain is given by GOR	
		01 = Left and right channels gain is given by GOL	
		11 = Left and right channels gain is given by GOR	
5	Reserved	This bit are not used, when read is 0.	
4:0	GOR	Output stage right channel gain programming value	

Note: Please refer to section 2.3.5 Programmable output amplifer: PGAT for more details.

## 18.6.2.20 CGR9: Control Gain Register 9

Register Name: CGR9 Register Address: 0x12

bit7-RW-0	bit6-RW-0	bit5-RW-0	bit4-RW-0	bit3-RW-1	bit2-RW-0	bit1-RW-1	bit0-RW-0
	Reserved				GOL		

Bits	ts Field Description			
7:5	7:5 Reserved These bits are not used, when read is 000.			
4:0	GOL	Output stage left channel gain programming value		

Note: Please refer to section 2.3.5 Programmable output amplifer: PGAT for more details.

## 18.6.2.21 CGR10: Control Gain Register 10

Register Name: CGR10 Register Address: 0x13

bit7-RW-0	bit6-RW-0	bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	Bit1-RW-0	bit0-RW-0
GIR					G	IL	

Bits	Field	Description
7:4	GIR	ADC right channel PGATM input gain programming value
3:0	GIL	ADC left channel PGATM input gain programming value

Note:

Please refer to section 2.3.2 Programmable input attenuation amplifer: PGATM for more details.



## 18.6.2.22 AGC1: Automatic Gain Control Register 1

Register Name: AGC1 Register Address: 0x17

bit7-RW-0 bit6-RW-0 bit5-RW-1 bit4-RW-1 bit3-RW-0 bit2-RW-1 bit1-RW-0 bit0-RW-0

AGC\_EN Reserved TARGET Reserved

Bits	Field	Description		
7	AGC_EN	Selection of the AGC system		
		0 = inactive		
		1 = enables the automatic level control		
6	Reserved	This bit are not used, when read is 0.		
5:2	TARGET	Target output level of the ADC		
		0000 = -6dB		
		0001 = -7.5dB		
		by step of 1.5 dB		
		1111 = - 28.5dB		
1:0	Reserved	These bits are not used, when read is 00.		

Note: Please refer to section <u>2.7 AGC system guide</u> for more details.

## 18.6.2.23 AGC2: Automatic Gain Control Register 2

Register Name: AGC2 Register Address: 0x18

bit7-RW-0 bit6-RW-0 bit5-RW-0 bit4-RW-0 bit3-RW-0 bit2-RW-1 bit1-RW-1 bit0-RW-1

NG\_EN NG\_THR HOLD

Bits	Field	Description			
7	NG_EN	Selection of the Noise Gate system			
		0 = inactive			
		1 = enables the noise gate system			
6:4	NG_THR	Noise Gate Threshold value			
		Input level (dB) < Noise Gate Level (dB)			
		000 = -72 dB			
		001 = -66  dB			
		by step of 6dB			
		111 = -30 dB			
3:0	HOLD	Hold time before starting AGC adjustment to the TARGET value			
		0000 = 0ms			
		0001 = 2 ms			
		0010 = 4 ms			
		Time Step x2			
		1111 = 32.768s			

Note: Please refer to section 2.7 AGC system guide for more details.



## 18.6.2.24 AGC3: Automatic Gain Control Register 3

Register Name: AGC3 Register Address: 0x19

bit7-RW-0 bit6-RW-1 bit5-RW-0 bit4-RW-0 bit3-RW-0 bit2-RW-1 bit1-RW-0 bit0-RW-0

ATK DCY

Bits	Field	Description
7:4	ATK	Attack Time - Gain Ramp Down
		0000 = 32 ms
		0001 = 64 ms
		by step of 32 ms
		1111 = 512 ms
3:0	DCY	Decay Time - Gain Ramp up
		0000 = 32 ms
		0001 = 64 ms
		by step of 32 ms
		1111 = 512 ms

#### Note:

1. DCY and ATK registers values are delays between each step of gain.

2. Please refer to section 2.7 AGC system guide for more details.

AGC4: Automatic Gain Control Register 4

Register Name: AGC4 Register Address: 0x1A

bit7-RW-0 bit6-RW-0 bit5-RW-0 bit4-RW-1 bit3-RW-1 bit2-RW-1 bit1-RW-1 bit0-RW-1

Reserved AGC\_MAX

Bits	Field	Description		
7	Reserved	These bits are not used, when read is 000.		
4:0	AGC_MAX	Maximum Gain Value to apply to the ADC path		
		00000 = 0  dB		
		00001 = 1.5dB		
		by step of 1.5dB		
		01111 = 22.5dB		
		10000 = 23 dB		
		10001 = 23 dB		
		10010 = 23 dB		
		10011 = 24.5dB		
		by step of 1.5dB		
		11111 = 42.5dB		

Note:

Please refer to section <u>2.7 AGC system guide</u> for more details.



## 18.6.2.25 AGC5: Automatic Gain Control Register 5

Register Name: AGC5 Register Address: 0x1B

bit7-RW-0 bit6-RW-0 bit5-RW-0 bit4-RW-0 bit3-RW-0 bit2-RW-0 bit1-RW-0 bit0-RW-0

Reserved AGC\_MIN

Bits	Field	Description		
7:5	Reserved	These bits are not used, when read is 000.		
4:0	AGC_MIN	Maximum Gain Value to apply to the ADC path		
		00000 = 0 dB		
		00001 = 1.5dB		
		by step of 1.5dB		
		01111 = 22.5dB		
		10000 = 23 dB		
		10001 = 23 dB		
		10010 = 23 dB		
		10011 = 24.5dB		
		by step of 1.5dB		
		11111 = 42.5dB		

Note:

Please refer to section <u>2.7 AGC system guide</u> for more details.

## 18.6.2.26 TR1: Test Register 1

Register Name: TR1 Register Address: 0x14

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-0
STBYO	STBYI	TSTDAC	TSTADC	TEST	STOPULL	NOSC	FAST_ON

Bits	Field	Description			
7	STBYO	Analog output stage power down mode			
		0 in normal mode			
6	STBYI	Analog input stage power down mode			
		0 in normal mode			
5	TSTDAC	DAC analog test mode			
		0 in normal mode			
4	TSTADC	ADC analog test mode			
		0 in normal mode			
3	TEST	Test mode			
		0 in normal mode			



2	STOPULL	Disables the input circuitry starting system		
		0 in normal mode		
1	NOSC	Disable the output short circuit protection		
		0 in normal mode		
0	FAST_ON	Disables the pop reduction internal mechanisms		
		0 in normal mode		

### NOTE:

- 1. This is only used for testing. Change these value may cause damage.
- 2. This is a test register which value must clear to 00000000 as the reset value in the normal mode.

## 18.6.2.27 TR2: Test Register 2

Register Name: TR2 Register Address: 0x15

bit7-RW-1	bit6-RW-1	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-0
FAENDAC	FAENADC	NENCOMP	Reserved	NODEM	HIPAS	NO_RST	UNSTBL

Bits	Field	Description			
7	FAENDAC	Flow adapter command control bit (DAC path)			
		0 = inactive			
		1 = enables the flow adapter working mode			
6	FAENADC	Flow adapter command control bit (ADC path)			
		0 = inactive			
		1 = enables the flow adapter working mode			
5	NENCOMP	Biasing bit control			
		0 in normal mode			
4	Reserved	This bit are not used, when read is 0.			
3	NODEM	DAC DEM control			
		0 in normal mode			
2	HIPAS	ADC NTF test control			
		0 in normal mode			
1	NO_RST	ADC auto reset control			
		0 in normal mode			
0	UNSTBL	ADC instability status			
		0 = reset of the status bit			

### NOTE:

- 8. This is only used for testing. Change these value may cause damage.
- 9. This is a test register which value must set to 11000000 as the reset value in the normal mode.



# 18.6.3 Programmable gains

This section helps you to configure the programmable gain amplifier in the CODEC.

Internal signal VREFP is connected to AVDCDC Pin and internal signal VREFN is connected to AVSCDC Pin.

In this section, VREF equals to (VREFP - VREFN).

# 18.6.3.1 Programmable boost gain: GIM

In the same way, the following table gives the relation between the gain and the input level for the microphone input amplifier when GI = 0000

GIM	GIM Gain value (dB) Maximum inpu	
0	0	0.85*VREF
1	20	0.085*VREF

#### Note:

- 1. Maximum analog input amplitude value is given in Vpp differential.
- Maximum analog input amplitude is referenced as Full Scale (FS). After conversion, the
  corresponding digital code of the output value varies from 0x7FFF down to 0x8000 for a 16-bit word. When
  the analog input amplitude is greater than FS, the dynamic characteristics are not guaranteed.

#### 18.6.3.2 Programmable input attenuation amplifier: PGATM

The gain of PGATM may be programmed through GI[3:0]. The value of the gain is programmable from 0 to 22.5dB with a pitch of 1.5dB.

The gain and input levels are obtained according to the following table:

GI[3:0]	Decimal	Gain (dB)	Maximum input amplitude
0 0 0 0	0	0	0.85*VREF
0 0 0 1	1	1.5	0.715*VREF
0 0 1 0	2	3	0.602*VREF
0 0 1 1	3	4.5	0.506*VREF
0 1 0 0	4	6.0	0.426*VREF
0 1 0 1	5	7.5	0.358*VREF
0110	6	9.0	0.302*VREF
0111	7	10.5	0.254*VREF
1000	8	12.0	0.214*VREF
1 0 0 1	9	13.5	0.180*VREF
1010	10	15.0	0.151*VREF
1011	11	16.5	0.127*VREF
1100	12	18.0	0.107*VREF
1101	13	19.5	0.090*VREF



1110	14	21.0	0.076*VREF
1111	15	22.5	0.064*VREF

The last column of the table gives the maximum analog input to be applied on the MICi inputs. The value is given in Vpp differential. These values refer to the external voltage reference VREF equals to (VREFP – VREFN). The voltage levels depend on the VREF voltage.

# 18.6.3.3 Programmable attenuation: GOi

The attenuation of analog bypass path may be programmed independently for each channel through GO1L[4:0], GO1R[4:0], GO2L[4:0], GO3L[4:0], GO3R[4:0]. The value of the gain is programmable from +6 to -22.5dB with a constant pitch as below.




Figure 18-3 GOi values

The gain and output levels are obtained according to the following table:

Goi[4:0]	Decimal Value	Gain (dB)	Maximal input amplitude	Maximal output amplitude
00000	0	+6.0	0.425*VREF	0.71*VREF
00001	1	+4.5	0.506*VREF	0.71*VREF
00010	2	+3.0	0.602*VREF	0.71*VREF
00011	3	+1.5	0.715*VREF	0.71*VREF
00100	4	+0	0.85*VREF	0.71*VREF
00101	5	-1.5	0.85*VREF	0.597*VREF
00110	6	-3.0	0.85*VREF	0.503*VREF
00111	7	-4.5	0.85*VREF	0.423*VREF
01000	8	-6.0	0.85*VREF	0.356*VREF
01001	9	-7.5	0.85*VREF	0.299*VREF
01010	10	-9.0	0.85*VREF	0.252*VREF
01011	11	-10.5	0.85*VREF	0.212*VREF
01100	12	-12.0	0.85*VREF	0.178*VREF
01101	13	-13.5	0.85*VREF	0.150*VREF



01110	14	-15.0	0.85*VREF	0.126*VREF	
01111	15	-16.5	0.85*VREF	0.106*VREF	
10000	16	-18.0	0.85*VREF	0.089*VREF	
10001	17	-19.5	0.85*VREF	0.075*VREF	
10010	18	-21.0	0.85*VREF	0.063*VREF	
10011	19	-22.5	0.85*VREF	0.053*VREF	
		-22.5	0.85*VREF	0.053*VREF	
11111	31	-22.5	0.85*VREF	0.053*VREF	

- 1 Maximal input amplitude and output amplitude value is Vpp single-ended.
- 2 Maximal input amplitude is the maximal value at input of Mixer on one of analog bypass or sidetone paths with no signal on DAC path.
- 3 Maximal output amplitude is the maximal value at output of Headphone, with no signal on DAC path.

## 18.6.3.4 Programmable attenuation: GOD

The attenuation of DAC path may be programmed independently for both channels through the pins GODL[3:0] and GODR[3:0]. The value of the gain is programmable from 0 to –22.5dB with a constant pitch as below.

GOD[3:0]	Decimal	Gain (dB)	Output amplitude <sup>[*2]</sup>
0 0 0 0	0	0	0.71*VREF
0 0 0 1	1	-1.5	0.597*VREF
0010	2	-3.0	0.502 * VREF
0 0 1 1	3	-4.5	0.423*VREF
0100	4	-6.0	0.356*VREF
0101	5	-7.5	0.299*VREF
0110	6	-9.0	0.252*VREF
0111	7	-10.5	0.212*VREF
1000	8	-12.0	0.178*VREF
1001	9	-13.5	0.150*VREF
1010	10	-15.0	0.126*VREF
1011	11	-16.5	0.106*VREF
1100	12	-18.0	0.089*VREF
1101	13	-19.5	0.075*VREF
1110	14	-21.0	0.063*VREF
1111	15	-22.5	0.053*VREF

#### Note:

- 1. Output amplitude value is Vpp single-ended.
- 2. Output amplitude value is the value at output of headphone, for maximal amplitude 0.85\*VREF (Vpp single-ended) at input of Mixer on DAC path, and no signal on Bypass path.



# 18.6.3.5 Programmable output amplifier: PGAT

The attenuation of PGAT may be programmed independently for the both channels through the registers bits GOL[4:0] and GOR[4:0]. The value of the gain is programmable from +4.5 to -33.5dB with a variable pitch as below:




Figure 18-4 GO values

The gain and output levels are obtained according to the following table:

GO[4:0]	Decimal	Gain (dB)	Maximal PGAT input amplitude [*1]	Maximal PGAT output amplitude <sup>(*1)</sup>
00000	0	+4.5	0.425*VREF	0.71*VREF
00001	1	+4.0	0.451*VREF	0.71*VREF
00010	2	+3.5	0.478*VREF	0.71*VREF
00011	3	+3.0	0.506*VREF	0.71*VREF
00100	4	+2.5	0.536*VREF	0.71*VREF
00101	5	+2.0	0.568*VREF	0.71*VREF
00110	6	+1.5	0.602*VREF	0.71*VREF
00111	7	+1.0	0.637*VREF	0.71*VREF
01000	8	+0.5	0.675*VREF	0.71*VREF
01001	9	-0.5	0.757*VREF	0.71*VREF
0 1 0 10	10	-1.5	0.85*VREF	
01011	11	-2.5	0.85*VREF	
01100	12	-3.5	0.85*VREF	



01101	13	-4.5	0.85*VREF	
01110	14	-5.5	0.85*VREF	
01111	15	-6.5	0.85*VREF	
10000	16	-7.5	0.85*VREF	
10001	17	-8.5	0.85*VREF	
10010	18	-9.5	0.85*VREF	
10011	19	-10.5	0.85*VREF	0.251*VREF
10100	20	-11.5	0.85*VREF	0.225*VREF
10101	21	-13.5	0.85*VREF	0.178*VREF
10110	22	-15.5	0.85*VREF	
10111	23	-17.5	0.85*VREF	
11000	24	-19.5	0.85*VREF	
11001	25	-21.5	0.85*VREF	
11010	26	-23.5	0.85*VREF	
11011	27	-25.5	0.85*VREF	
11100	28	-27.5	0.85*VREF	
11101	29	-29.5	0.85*VREF	
11110	30	-31.5	0.85*VREF	0.023*VREF
11111	31	-33.5	0.85*VREF	0.017*VREF

- 1. Maximal PGAT input amplitude and output amplitude value is Vpp single-ended.
- 2. If the gain set to the value which is in the table cells in gray background, it may generated slight POP noise.

When the values of GO inputs are changed, the analog output amplitude is stabilized after about 1ms. The last column of the table gives the analog output voltage delivered on the AOHPL, AOHPR outputs and corresponding to a digital input at FS (Full Scale). The value is given in Vpp single-ended. These values refer to the external voltage reference VREF equals to (VREFP – VREFN). The voltage levels depend on the VREF voltage.

## 18.6.4 Sampling frequency: FREQ

The sampling frequency value is given in the FREQ[3:0] table below.

FREQ [3:0]	Sampling Rate (Fs)		
0000	96kHz		
0001	48kHz		
0010	44.1kHz		
0011	32kHz		
0100	24kHz		
0101	22.05kHz		



0110	16kHz
0111	12kHz
1000	11.025kHz
1001	9.6kHz
1010	8kHz
1011	8kHz
1100	8kHz
1101	8kHz
1110	8kHz
1111	8kHz

The sampling rate settings are the same as 8khz from 1010 to 1111, so the setting of FREQ from 1011 to 1111 could be ignored.

# 18.6.5 Programmable data word length

The Data Word Length block (DWL) allows selecting the length of the input data and of the output data between 24-/20-/18-/16-bit thanks to CR2.DAC\_ADWL and CR2.ADC\_ADWL (respectively for the DAC and ADC paths) in accordance with the following table:

*ADWL[1:0]	Word length
0 0	16-bit word length data
0 1	18-bit word length data
1 0	20-bit word length data
1 1	24-bit word length data

The size of the buses is always 24 bits, but the input/output data only use the number of MSB programmed with ADWL. The LSB are considered as '0' in input and set to '0' in output. The capability to use a data word length of 16 bits is kept for compatibility with standard applications.

#### 18.6.6 Ramping system guide

An internal mechanism is used to reduce output glitches when the headphone stage enters or leaves the power-down mode.

When the SB\_OUT is set to '1', the headphone output voltages (AOHPL, AOHPR, and AOHPM) are slowly decreased in the same time from AVDHP/2 down to 0. The output ramp waveform is programmable thanks to the CRR register.

When the SB\_OUT is set to '0', the headphone output voltages (AOHPL, AOHPR, and AOHPM) are slowly increased in the same time from 0 to AVDHP/2.


An interrupt request is sent when the ramp completes.



Do not change the level of SB OUT as long as the sequence due to the previous change is not complete or working not guaranteed.

In order to prevent audible glitch, it is required to power-down the output stage (SB OUT=1) before changing the type of output load (capacitor less load or capacitor coupled load) with SB MC.

The ramp time depends on the RATIO, KFAST and TRESH that are located in CRR register. CRR.RATIO set the Ratio; CRR.KFAST means the fast ratio and set the K<sub>fast</sub>; CRR.TRESH means the threshold and set the TH.



#### Note:

 $\mathsf{T}_{\mathsf{ramp}}$ 

when CRR.TRESH = 11, the counter stays 2\*Tslowstep on 127 at the middle of the falling and 2\*Tslowstep on 128 at the middle of the rising.

The step count unit clock cycle length is called  $T_{step}$ ,  $T_{step}$  = 39.16us at SYS\_CLK = 12MHz. If using the CRR reset value, the default Ramp Time duration is 224ms, and should keep this value.

The time parameters is calculate by the following formulas and finally get the total ramp time T<sub>ramp</sub>

Step time on fast part =  $K_{fast} * T_{step}$ Step time on slow part = Ratio \* K<sub>fast</sub> \* T<sub>step</sub> T<sub>faststep</sub> = K<sub>fast</sub> \* T<sub>step</sub> = Ratio \* K<sub>fast</sub> \* T<sub>step</sub> T<sub>slowstep</sub> =  $K_{fast} * T_{step} * (256 - 2 * TH) + R * K_{fast} * T_{step} * 2 * TH$ 



## 18.6.7 AGC system guide

For the microphone input to ADC path, an Automatic Gain Control (AGC) system allows to optimize the signal swing at the input of the ADC.




Figure 18-6 AGC Function Block Diagram

The AGC circuit compares the output of the ADC to a level and increases or decreases the gain of the microphone preamplifier to compensate. The full dynamic range of the ADC can be used automatically if the audio from the microphone is to be output digitally through the ADC.

The AGC\_EN register bit enables the AGC system. If using the AGC system, CR3.INSEL must be clear to 00.

If not using AGC system, AGC1.AGC\_EN must be clear 0.

The AGC system is used at the MIC input, and the Cut Frequency of HPF filter is 300 Hz.

If the AGC system is enabled, the system of gain control will directly assign the values of the gains GIL, GIR (shown as G in Figure 2-4 AGC Function Block Diagram) of the PGATM and GIM of the MIC boost stage.

#### 18.6.7.1 AGC operating mode

The AGC system adapts the gain stages (PGATM and MIC boost stage) in order to best reach a setting target that AGC1.TARGET sets the desired ADC output range level. The limits of the gain variation are set by AGC4.AGC\_MAX and AGC5.AGC\_MIN.

The AGC system should not alter the dynamic content of the signal, so AGC system is continuously adapting the gain to fit the target level. The hold time between two consecutives gain adjustments is modifiable by the AGC2.HOLD register value.

After this hold time, there are two conditions:

- a) If the output level is lower than AGC1.TARGET, the gain is increased step by step in accordance to the AGC3.DCY register value.
- b) If the output level is higher than AGC1.TARGET, the gain is decreased step by step in accordance to the AGC3.ATK register value.

The following figure illustrates the behavior of AGC system:





Figure 18-7 AGC adjusting waves

AGC system has a noise-gating feature to prevent gain increasing when no signal or small signal is present at the input, which is enabled using the AGC2.NG\_EN register bit. And the noise gate threshold is set by the AGC2.NG\_THR register value.





The following graph summarizes the operations and shows more details.

Figure 18-8 AGC adjust areas

The areas from A to E is deferent working area of AGC system, which is listing below:

- If the signal level is in this critical area: the AGC system decreases quickly the gain at the input of the ADC until the signal goes under the critical threshold.
- If the signal level remains in this area after the HOLD delay: the AGC system decreases the gain at the input of the ADC until the signal reaches the target area with a slope defined by AGC3.ATK register value.
- If the signal level is in this area: the AGC system does not perform gain adjustment. C:
- If the signal level remains in this area after the HOLD delay: the AGC system increases gain at the input of the ADC until the signal reach the target area with a slope defined by AGC3.DCY register value.
- If the signal level is in this range: the AGC system considers the signal as noise and does not perform gain adjustment.



## 18.6.8 CODEC Operating modes

Different operating modes are available:

Power-up mode: During power on time, CODEC is in this mode.

Reset mode: When NRST is low, CODEC is in this mode.

Soft mute mode: When CR1.DAC\_MUTE is 1, CODEC is in this mode. Complete Power-down mode: After RESET, CODEC is in this mode. SLEEP modes: When PMR2.SB SLEEP is 1, CODEC is in this mode.

Normal mode: When CODEC is not in above mode, it is in this mode. This mode has three modes:

RECORD mode, REPLAY mode, RECORD\_REPLAY mode.

The power diagram is shown below.




Figure 18-9 CODEC Power Diagram

There are many power parts of CODEC. Any part could be powered down independently.



#### 18.6.8.1 Power-On mode and Power-Off mode

When the power supply ramps up, hiCODIv-9001-2G enters the power-on mode. During the reset, the CODEC is put in stand-by in order to reduce audible pops.

The CODEC doesn't handle the power supply ramp down on itself. The software has to turn the CODEC in complete stand-by mode before the power supply starts to ramp down.

#### 18.6.8.2 RESET mode

The reset input signal is asynchronous; the reset minimum duration is one SYS\_CLK cycle. During the power-up mode and system reset, the CODEC goes into Reset mode.

After system reset the CODEC will exit Reset mode and go to STANDBY mode.

NOTE:


1. Except during the power-up mode, do NOT perform any reset in order to avoid audible pops.

2.Resetting the CODEC during normal operating mode will turn instantaneously the CODEC in STANDBY mode. This will lead to generate a large audible pop.

#### **18.6.8.3 STANDBY mode**

CODEC goes to STANDBY mode when the SB register bit equals '1', and all functions including ADC path, DAC path and analog references will stop and whole CODEC is shutdown for saving power. CODEC is complete down in this mode.

During the STANDBY mode, the power consumption is reduced to a minimum, so it is also called Complete Power-Down mode. When SB is set to '0', CODEC leaves the STANDBY mode. It is necessary to wait some time before the CODEC references settle. This time is called Tsbyu.



The typical value of T<sub>sbvu</sub> is 250ms, maximizes 500ms(TBC).

#### 18.6.8.4 Soft Mute mode

Soft Mute mode is used in order to reduce audible parasites when before the DAC enters or after leaves the Normal mode. Set the CR1.DAC\_MUTE register bit to 1, it will go to Soft Mute mode.

Set CR1.DAC\_MUTE to 1 puts the DAC in Soft Mute mode. The CODEC decreases progressively the digital gain from 0dB to  $-\infty$ . When the gain down sequence is completed, the signal of the DAC is equal to 0 whatever the value of the digital input data is. Then CODEC generates an interrupt and if ICR.GDD\_MASK is 0, and set IFR.GAIN\_DOWN\_DONE register bit to 1.



During Soft Mute mode, the DAC is still converting but the output final voltages (AOL, AOR) are equal to VREF/2, so the differential of the Headphone voltage is zero that cause no sound output.




Figure 18-10 Gain up and gain down sequence

In the opposite, when CR1.DAC\_MUTE is set to 0, the DAC leaves the Soft Mute mode by increasing progressively the digital gain from  $-\infty$  to 0dB. When the gain up sequence is completed, the DAC returns in Normal mode. The CODEC then generates an interrupt and if ICR.GDD\_MASK is 0, and set IFR.GAIN UP DONE register bit to 1.

After exiting Soft Mute mode, the DAC output will flow the DAC input data, and there is sound in the Headphone.

The duration of gain down and gain up sequences are nearly independent of Fs as shown below:

Fs(kHz)	Time(ms)	Fs(kHz)	Time(ms)	Fs(kHz)	Time(ms)
96	17.72	24	17.25	11.025	17.73
48	17.72	22.05	17.73	9.6	17.98
44.1	17.73	16	17.25	8	17.25
32	17.96	12	17.25		

#### Note:

- 1. Do NOT change the value of DAC\_MUTE while the effect of the previous change is not reached, or the working is not guaranteed.
- 2. Do NOT enter in stand-by mode while the gain sequence is not completed, or the working is not guaranteed.

#### 18.6.8.5 Power-Down mode and SLEEP mode

Twelve stand-by inputs allow putting independently the different parts of CODEC into Power-Down mode.



# 18.6.8.6 Working modes summary

Different working modes are sum-up in the following table (non exhaustive table):

Working Mode			SB_SLEEP	SB_DAC	SB_MIX	SB_OUT	SB_MC	SB_ADC		SB_LIN	SB_MIC1	SB IND	INSEL[1:0]	DACSEL	BYPASS	SIDETONE1	MICSTEREO	DIS	DAC_MUTE
0. Reset / Pow	er-On / Power_Off (After)	1	1	1	1	1	0	1	1	1	1	1	00	1	0	0	0	0	1
1. STANDBY		1	-	1	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-
2. SLEEP		0	1	1	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-
3. RECORD	Mono mic1 input	0	0	1	-	-	-	0	-	-	0	-	00	-	-	-	0	-	-
3. RECORD	Line input	0	0	1	-	-	-	0	-	0	-	-	10	-	-	-	-	-	-
	DAC to headphone	0	0	0	0	0	0	-	-	-	-	1	-	1	0	0	-	0	0
4. REPLAY	Line to headphone	0	0	1	0	0	0	-	-	0	-	1	-	0	1	0	-	0	-
4. REPLAY	Mic1 to headphone	0	0	1	0	0	0	-	-	-	0	-	-	0	0	1	0	0	-
	All inputs mix to headphone	0	0	0	0	0	0	-	0	0	0	1	-	1	1	1	-	0	0
	Playback with Record from Mic1	0	0	0	0	0	0	-	1	1	1	1	ı	1	0	0	1	0	0
	Playback with Record from Line	0	0	0	0	0	0	-	1	ı	ı	ı	ı	1	0	0	ı	0	0
5.RECORD_ REPLAY	Playback with Record from Mic1, Mixer	0	0	0	0	0	0	-	1	ı	ı	ı	ı	1	0	0	ı	0	0
	Playback with Record from Line, Mixer	0	0	0	0	0	0	-	-	-	ı	1	-	1	0	0	-	0	0
	Playback with Record from Mic1 with playback	0	0	0	0	0	0	-	ı	1	ı	ı	-	1	0	0	ı	0	0
Mixer output		0	0	ı	0	-	-	0	-	-	ı	0	11	-	ı	ı	ı	-	-
6. "Default mode" (for test)			0	0	0	0	0	0	1	0	1	1	00	1	0	0	0	0	0

Note:

- The '-' means don't care this bit, but most of them should be set to 1 for reduce power.

# 18.6.8.7 SYS\_CLK turn-off and turn-on

The main clock of CODEC is called SYS\_CLK, which is generated in CPM module and called cpm\_i2s\_sysclk.

During the SLEEP mode and the complete power-down mode, the main clock SYS\_CLK may be



stopped to reduce the power consumption to the leakage currents only. In other modes, the main clock SYS CLK must not be stopped.

The main clock SYS\_CLK must not be stopped until CODEC has reached the complete power-down mode and must be restarted before leaving the power-down mode.

### 18.6.8.8 Requirements on mixer and PGATM inputs selection and power-down modes

The following rules must be respected in order not to damage performances and to keep the functionality:

- If SB\_LIN is set to 1, BYPASS must be equal to 0.
- If SB MIC1 or SB MIC2 is set to 1, SIDETONE1 and MICSTEREO must be equal to 0.
- If SB\_DAC is set to 1, DACSEL must be equal to 0.

#### 18.6.8.9 Anti-pop operation sequences

The main idea of this section is to describe the sequences to perform to minimize the audible pop to the minimum for the headphone output.

Due to the large number of stand-by combinations and to be the most flexible, the handling of the sequence from one working mode to another is left to the software. So for helping the software designer in this task, some specific sequences are automatically performed by CODEC and an interrupt mechanism (IRQ signal and associated registers) warns the application when these sequences end.

## 18.6.8.9.1 Initialization and configuration

To use the embedded CODEC with AIC, several AIC registers should be set up the below register of AIC before start the CODEC:

AICFR.ICDC = 1

AICFR.AUSEL = 1

AICFR.BCKD = 0

AICFR.SYNCD = 0

I2SCR.AMSL = 0

I2SCR.ESCLK = 1

#### 18.6.8.9.2 Start up sequence

This sequence is from Power-on mode to CODEC REPLAY mode.

The intent of the following sequence is to prevent for large audible glitches due to the system start-up with the CODEC.

Before this sequence, setup the AIC properly.






Figure 18-11 Start up sequence

- 1 The sequences in blue are manually handled by the software.
- The sequences in black are automatically handled by the CODEC.

## A, Initial state:

The power supply is off.

B, Power supply ramp up:

The RESET of CODEC is '0' during system reset or other form reset.

C, Starting of CODEC reference:

The software turns the CODEC on SLEEP mode by clearing SB register bit to 0.

D: Turns on the DAC:

After waiting the Tsbyu duration (for example, on event generated by a timer at the software level),



the application turns on the DAC by clearing SB\_SLEEP and SB\_DAC register bits to 0

#### E, Ramp up cycle:

After waiting 1ms (TBC), the software turns on the mixer and the headphone output stages by clearing SB\_MIX, SB\_OUT to 0.

#### F, IRQ generation:

Once the ramp up cycle completes, the CODEC sets the RAMP\_UP\_DONE flag to 1 and generates an interrupt.

#### G, IRQ handling and gain up cycle:

The software handles the interrupt and resets the RAMP\_UP\_DONE flag and releases the mute of the DAC by clearing DAC\_MUTE register bit to 0.

In the same time, the software sends valid audio data to the DAC.

#### H, IRQ generation:

Once the gain up cycle completes, the CODEC sets the GAIN\_UP\_DONE flag to 1 and generates an interrupt.

#### I, IRQ handling and active mode:

The software handles the interrupt and resets the GAIN\_UP\_DONE flag The DAC is now fully activated.

The sequence from C to I can be used to switch from the Stand-by mode to the active mode such as REPLAY mode.


The sequence from D to I can be used to switch from the SLEEP mode to the active mode such as REPLAY mode.

#### 18.6.8.9.3 Shutdown sequence

This sequence is from CODEC REPLAY mode to STANDBY mode.

The intent of the following sequence is to prevent for large audible glitches due to the system shutdown with the CODEC.





- 1. The sequences in blue are handled by the software.
- 2. The sequences in black are automatically handled by the CODEC.

#### A: Initial state:

It's a long time after the power supply on; CODEC is in REPLAY mode and DAC is activated.

#### B. Gain down cycle:

The software activates the mute of the DAC by setting DAC\_MUTE register bit to 1; Once the gain down cycle completes, the CODEC sets the GAIN\_DOWN\_DONE flag to '1' and generates an interrupt.

### C, IRQ handling and ramp down cycle:

The software handles the interrupt and resets the GAIN\_DOWN\_DONE flag; The software then turns off DAC output stage by setting SB\_OUT register bit to 1.

## D, IRQ generation:

Once the ramp down cycle completes, the CODEC sets the RAMP\_DOWN\_DONE flag to '1' and generates an interrupt.

#### E, IRQ handling:

The software handles the interrupt and resets the RAMP\_DOWN\_DONE flag;

The software turns off the DAC by setting SB MIX, SB DAC register bits to 1;

The software turns off the CODEC by setting the SB\_SLEEP, SB register bits to 1.

#### F, Ideal:



Now, the CODEC is in STANDBY Mode.



## 18.6.9 Circuits design suggestions

This section lists a few PCB design suggestions with difference using mode.

### 18.6.9.1 Avoid quiet ground common currents

#### 18.6.9.1.1 References pins


To work properly, CODEC requires few additional external components.

CODEC includes an internal voltage reference based on a resistive potential divider connected between AVDCDC and AVSCDC. For a correct working, it is required to connect two decoupling capacitor (10µF tantalum and 100nF ceramic) called Cext between the pins VREF and AVSCDC.

## 18.6.9.1.2 Power supply pins

CODEC analog power supplies require external decoupling capacitors. For each power supply, one 100nF ceramic has to be used. The ceramic capacitor has to be kept as close as possible to IC package (closer than 0.2 inch). One tantalum has to be used to decouple the analog power supply provided to the CODEC. Its value depends on the power supply generator; its typical value is between 1uF and 10uF. Ideally use separate ground planes for analog and digital parts.

Connect all ground pins with thick traces to power plane in order to ensure lowest impedance connections.



# 18.6.9.2 Capacitor-less headphone connection

Figure 18-13 Capacitor-less connection

The AOHPL and AOHPR pins are applied directly to the loads. The ground of the headphone is connected to AOHPM.

The DC value of the signal AOHPL or AOHPR equals to AVDCDC/2.

AOHPM and AOHPMS have to be connected together as close as possible of the headphone connector.



#### 18.6.9.3 Capacitor-coupled headphone connection




Figure 18-14 Capacitor-coupled connection

The AOHPL and AOHPR pins are connected to the headphone through an external bypass capacitor which is a DC blocking capacitors.

This capacitor is called  $C_L$ . When the headphone resistance  $R_L$  is 16 Ohm,  $C_L$  equals 200 uF to 1 uF. The DC value of the signal AOHPL or AOHPR equals to AVDCDC/2.

The ground of the headphone is connected to AVSCDC.

#### 18.6.9.4 Microphone connection

This section is talking about single-ended microphone connection with single-ended microphone input.

Specific value of resistor (R, commonly from 2.2 kOhm to 4.7 kOhm) and Vmicbias (usually from 1 to 2V or more) depends on the selected EC (Electret Condenser) microphone.

The 1nf decoupling capacitance removes high frequency noise of the chip.

Setting SB\_MIC1/SB\_MIC2 to 1 will close microphone input path for saving power, also setting SB\_MICBIAS to 1 will close MICBIAS stage and the MICBIAS output voltage will be zero.




Figure 18-15 MIC connection with MICBIAS



MICBIAS output voltage scales with AVDCDC, equals to 5/6\*AVDCDC (typical 2.75v).

MICBIAS output current is 4mA max.

MICBIAS output noise is 40uVrms max.

Of cause, If there is more accurate  $V_{\text{MICBIAS}}$  off the chip, should use the circuit shown below:





Figure 18-16 MIC connection with external  $V_{\text{MICBIAS}}$ 


This configuration is better suited for microphone with single wire + shielding.



The AVSCDC Pin is connected the analog quiet reference ground in the chip (refers to <u>2.9.5 Grounds</u> <u>and analog signal references</u>). So the ground of MIC must be connected to AVSCDC using a star connection.

## 18.6.9.5 Description of the connections to the jack

When the jack is inserted, "sense" and "left" are disconnected. The "left" pin is connected to AOHPL, "right" pin is connected to AOHPR, and the "sense" pin is connected to HPSENSE.





## 18.6.9.6 Grounds and analog signal references

In order to limit the parasitic disturbances from the AVSHP output power supplies to inter VREFN quiet ground(which is using AVSCDC pin), should use the following principle to distribute the grounds.




Figure 18-17 Ground distributing

Minimize the values of the connections parasitic resistance Rpar1, Rpar2.

Take a special care for Rpar1 in order to limit the disturbance from the output stages (AVSHP) to the signal reference (VREFN).

The reference of the input signals must be connected to VREFN (quiet ground which using the AVSCDC pin) using a star connection.

In the chip, The AVSHP and AVSCDC pin is very close, so could connect together with out this reference, please refer to <u>2.9.6 PCB considerations</u>.



#### 18.6.9.7 PCB considerations

The reference PCB design is shown below:




Figure 18-18 the bottom corner of chip PCB Layer

C1, C2, C3, C4 and C5 are defined in section <u>2.9.7 Required external components</u>.

This is just an example reference. You should change and select the PCB layer and route with your design constraints.

### 18.6.9.8 Required external components

The following table summarizes the external components required for a proper working of CODEC, except those used for the analog input and output signals.

Name	Description	Typical Value	Unit
C1	Ceramic reference decoupling capacitor. Cext	100	nF
C2	Tantalum reference decoupling capacitor. Cext	4.7	uF
C3	Tantalum analog power supply decoupling capacitor	1 to 10	uF
C4	Ceramic AVDCDC decoupling capacitor.	100	nF
C5	Ceramic inter signal VREFP decoupling capacitor (1)	100	nF
C6	Ceramic AVDHP decoupling capacitor. Not Used in <u>2.9.6 PCB</u> considerations.	100	nF
C7	MICBIAS decoupling capacitor, Refer to <u>2.9.4 Microphone connection</u> .	1	uF



# 19 SAR A/D Controller

# 19.1 Overview

The A/D embedded in this processor is a CMOS low-power dissipation 12bit SAR analog to digital converter. It operates with 3.3/1.8V power supply. Circuits needed by touch screen function and battery voltage measurement are also included.

The SAR A/D controller is dedicated to control A/D to work at three different modes: Touch Screen (measure pen position and pen down pressure), Battery (check the battery power), and SADCIN (external ADC input). Touch Screen can transfer the data to memory though the DMA or CPU. Battery and SADCIN can transfer the data to memory though CPU.

#### Features:

6 Channels

• Resolution: 12-bit

Integral nonlinearity: ±0.5 LSB
 Differential nonlinearity: ±0.4 LSB
 Resolution/speed: up to12bit 187.5ksps

Max Frequency: 8.0MHzPower-down current: 1uA

- Support touch screen measurement (Through pin XP, XN, YP, YN)
- Support voltage measurement (Through pin PBAT)
- Support external SAR-ADC input (Through pin SADCIN)
- Separate Channel Conversion Mode
- Single-end and Differential Conversion Mode
- Auto X/Y, X/Y/Z and X/Y/Z1/Z2 position measurement

# 19.2 Pin Description

**Table 19-1 SADC Pin Description** 

Name	I/O	Description
XN	Al	Touch screen analog differential X- position input
YN	Al	Touch screen analog differential Y- position input
XP	Al	Touch screen analog differential X- position input
YP	Al	Touch screen analog differential Y- position input
ADIN0 (PBAT)	Al	Analog input for VBAT measurement
ADIN1 (SADCIN)	Al	External SAR-ADC input



# 19.3 Register Description


In this section, we will describe the registers in SAR A/D controller. Following table lists all the register definitions. All registers' 32bit addresses are physical addresses. And detailed function of each register will be described below.

**Table 19-2 SADC Register Description** 

Name	Description	RW	Reset Value	Address	Access Size
ADENA	ADC Enable Register	RW	0x00	0x10070000	8
ADCFG	ADC Configure Register	RW	0x0002000C	0x10070004	32
ADCTRL	ADC Control Register	RW	0x3F	0x10070008	8
ADSTATE	ADC Status Register	RW	0x00	0x1007000C	8
ADSAME	ADC Same Point Time Register	RW	0x0000	0x10070010	16
ADWAIT	ADC Wait Time Register	RW	0x0000	0x10070014	16
ADTCH	ADC Touch Screen Data Register	RW	0x00000000	0x10070018	32
ADBDAT	ADC PBAT Data Register	RW	0x0000	0x1007001C	16
ADSDAT	ADC SADCIN Data Register	RW	0x0000	0x10070020	16
ADFLT	ADC Filter Register	RW	0x0000	0x10070024	16
ADCLK	ADC Clock Divide Register	RW	0x00000000	0x10070028	32

# 19.3.1 ADC Enable Register (ADENA)

The register ADENA is used to trigger A/D to work.



Bits	Name	Description	RW
7	ADEN <sup>*1</sup>	A/D Enable Control. (Only used in test mode)	RW
		Check the channel function of ADC. When A/D finish sampling the data,	
		ADEN will be cleared by hardware auto.	
		0: disable	
		1: enable	
6	ENTR_SLP	Enter SLEEP Mode Control.	RW
		Set this bit to 1 to initiate a process of entering the SLEEP mode. When the	




	Touch Screen is ready to enter the SLEEP mode. ENTR_SLP will be	
	cleared by hardware auto.	
EXIT_SLP	Exit SLEEP Mode Control.	RW
	Set this bit to 1 to initiate a process of exiting the SLEEP mode. After the	
	Touch Screen has exited from the SLEEP mode. EXIT_SLP will be cleared	
	by hardware auto.	
Reserved	These bits always read 0, and written are ignored.	R
TCHEN*2	Touch Screen Enable Control.	RW
	0: disable	
	1: enable	
PBATEN*2	PBAT Enable Control.	RW
	Sample the voltage of battery, PBATEN can be set to 1 no matter TCHEN is	
	disable or enable, and when the voltage of battery is ready. PBATEN will be	
	cleared by hardware auto.	
SADCINEN*2	SADCIN Enable Control.	RW
	Sample SADCIN, SADCINEN can be set to 1 no matter TCHEN is disable	
	or enable, and when SADCIN is ready, SADCINEN will be cleared by	
	hardware auto.	
	Reserved TCHEN*2 PBATEN*2	cleared by hardware auto.  EXIT_SLP  Exit SLEEP Mode Control.  Set this bit to 1 to initiate a process of exiting the SLEEP mode. After the Touch Screen has exited from the SLEEP mode. EXIT_SLP will be cleared by hardware auto.  Reserved  These bits always read 0, and written are ignored.  TCHEN*2  Touch Screen Enable Control.  0: disable 1: enable  PBATEN*2  PBAT Enable Control.  Sample the voltage of battery, PBATEN can be set to 1 no matter TCHEN is disable or enable, and when the voltage of battery is ready. PBATEN will be cleared by hardware auto.  SADCINEN*2  SADCIN Enable Control.  Sample SADCIN, SADCINEN can be set to 1 no matter TCHEN is disable or enable, and when SADCIN is ready, SADCINEN will be cleared by

- \*1. When ADEN is set to 1, other bits cannot be set to 1 at the same time. This mode only used in test mode.
- \*2. ENTR\_SLP, TCHEN, PBATEN and SADCINEN can be set to 1 at the same time. The priority of the three mode is SADCIN > PBAT > ENTR\_SLP > TCH.

# 19.3.2 ADC Configure Register (ADCFG)

The register ADCFG is used to configure the A/D.



Bits	Name	Description	RW
31	SPZZ*1	The $X_d Y_d Z_m Z_n$ of different point measure can be different.	RW
		But the $X_d Y_d Z_m Z_n$ of the same point measure can be same or different.	
		0: The $X_d Y_d Z_m Z_n$ of the same point measure is all the same.	
		$(X_dY_dZ1Z2, X_dY_dZ1Z2, X_dY_dZ1Z2, X_dY_dZ1Z2 X_dY_dZ1Z2)$	
		1: The $X_d Y_d Z_m Z_n$ of the same point measure maybe different.	
		$(X_dY_dZ1Z2, X_dY_dZ3Z4, X_dY_dZ3Z4, X_dY_dZ1Z2 X_dY_dZ1Z2)$	



30	EV INI	Change ovter	aal drivar a	or internal drive	Ar.	RW	
30	EX_IN	Choose external driver or internal driver.  0: X <sub>s</sub> Y <sub>s</sub> or X <sub>s</sub> Y <sub>s</sub> Z					
			1: $X_d Y_d$ or $X_d Y_d Z$				
		It is no use fo					
29:19	Dagamiad		is useful when ADCFG.XYZ = 00/01. hese bits always read 0, and written are ignored.				
	Reserved		-			R	
18:16	DNUM			sampled data	is the virtual value.	RW	
		Default: = 3'b		<u> </u>			
		DNU	JIVI		Number		
		3'b000		Reserved	- nd		
		3'b001			alue is the 2 <sup>nd</sup> sampled data		
		3'b010			alue is the 3 <sup>rd</sup> sampled data		
		3'b011			alue is the 4 <sup>th</sup> sampled data		
		3'b100			alue is the 5 <sup>th</sup> sampled data		
		3'b101			alue is the 6 <sup>th</sup> sampled data		
		3'b110	The virtual value is the 7 <sup>th</sup> sampled data				
		3'b111		The virtual va	alue is the 8 <sup>th</sup> sampled data		
15	DMA_EN	When A/D is t	used as To	uch Screen (C	MD=1100), DMA_EN is used as	RW	
		follows:					
		0: The sample	e data is re	ad by CPU			
		1: The sample	e data is re	ad by DMA			
14:13	XYZ	When A/D is a	used in Too	uch Screen mo	ode (CMD=1100), XYZ is used as	RW	
		follows:					
		XYZ	Measure	(EX_IN = 1)	Measure (EX_IN = 0)		
		00	$X_d \rightarrow Y_d$		$X_s \rightarrow Y_s$		
		01	$X_d \rightarrow Y_d \rightarrow$	·Z <sub>s</sub>	$X_s \rightarrow Y_s \rightarrow Z_s$		
		10	$X_d \rightarrow Y_d \rightarrow$	Z1 <sub>d</sub> →Z2 <sub>d</sub>	$X_d \rightarrow Y_d \rightarrow Z1_d \rightarrow Z2_d$		
			or		or		
			$X_d \rightarrow Y_d \rightarrow$	Z3 <sub>d</sub> →Z4 <sub>d</sub>	$X_d \rightarrow Y_d \rightarrow Z3_d \rightarrow Z4_d$		
		11	Reserve	d	Reserved		
12:10	SNUM	The number of	f repeated	sampling one	point. When A/D is used as Touch	RW	
			-	NUM is used a			
		SNUM			Number		
		000	1				
		001	2				
		010	3				
		011	4				
		100	5				
		101	6				
		110	8				
		111	9				



9:5	Reserved	These bits always read 0, and written are ignored.						
4	BAT_MD	When AD is used as PBAT measure the following channel mode can be						
		chose to measu	chose to measure the battery power.					
		0: PBAT (full ba	attery voltage>=2.5V)					
		1: PBAT (full ba	attery voltage<2.5V)					
3:0	CMD	CMD is used to	CMD is used to choose the current sample command when adc_en_r is set R					
		to 1 (single cha	nnel test mode).					
		CMD	Function	Reference mode				
		0000	Measure X Position (X-plate is	Single-end				
			driven by external DC power)					
		0001	Measure Y Position (Y-plate is	Single-end				
			driven by external DC power)					
		0010	Measure X Position	Differential				
		0011	Measure Y Position	Differential				
		0100	Measure Z1 Position	Differential				
		0101	Measure Z2 Position	Differential				
		0110	Measure Z3 Position	Differential				
		0111	Measure Z4 Position	Differential				
		1000	Measure Touch Pressure Z	Single-end				
		1001	Measure PBAT (>=2.5V)	Single-end				
		1010	Measure PBAT (<2.5V)	Single-end				
		1011	Measure SADCIN	Single-end				
		1100						
		1101~1111	Reserved					

## Note\*1:

 $X_s,\,Y_s,\,Z_s$  means the reference mode of X, Y, Z is single-end mode.

X<sub>d</sub>, Y<sub>d</sub>, Z1<sub>d</sub>, Z2<sub>d</sub>, Z3<sub>d</sub>, Z4d means the reference mode of X, Y, Z1, Z2, Z3, Z4 is differential mode.

When you measure Xs you need to make sure that X-plate is driven by external DC power.

When you measure Ys you need to make sure that Y-plate is driven by external DC power.

# 19.3.3 ADC Control Register (ADCTRL)

The register ADCTRL is used to control A/D to work.



Bits Name Description	RW
-----------------------	----



7:6	Reserved	These bits always read 0, and written are ignored.	R
5	SLPENDM	In SLEEP mode pen down interrupt mask.	RW
		0= enabled	
		1= masked	
4	PENDM	Pen down interrupt mask.	RW
		0= enabled	
		1= masked	
3	PENUM	Pen up interrupt mask.	RW
		0= enabled	
		1= masked	
2	DTCHM	Touch Screen Data Ready interrupt mask.	RW
		0= enabled	
		1= masked	
1	DRDYM	Data ready interrupt mask. (ADCEN = 1)	RW
		PBAT data ready interrupt mask.	
		0= enabled	
		1= masked	
0	SRDYM	SADCIN Data Ready interrupt mask.	RW
		0= enabled	
		1= masked	

# 19.3.4 ADC Status Register (ADSTATE)

The register ADSTATE is used to keep the status of A/D.




Bits	Name	Description	RW
7:6	Reserved	These bits always read 0, and written are ignored.	R
5	SLPEND	In SLEEP mode pen down interrupt flag. Write 1 to this bit, the	RW
		bit will clear this bit.	
		1: active	
		0: not active	
4	PEND	Pen down interrupt flag. Write 1 to this bit, the bit will clear this	RW
		bit.	
		1: active	
		0: not active	



3	PENU	Pen up interrupt flag. Write 1 to this bit, the bit will clear this bit.	RW
		1: active	
		0: not active	
2	DTCH	Touch screen data ready interrupt flag. Write 1 to this bit, the	RW
		bit will clear this bit.	
		1: active	
		0: not active	
1	DRDY	Data ready interrupt flag when ADCEN = 1.	RW
		PBAT data ready interrupt flag. Write 1 to this bit, the bit will	
		clear this bit.	
		1: active	
		0: not active	
0	SRDY	SADCIN Data ready interrupt flag. Write 1 to this bit, the bit will	RW
		clear this bit.	
		1: active	
		0: not active	


## 19.3.5 ADC Same Point Time Register (ADSAME)

The register ADSAME is used to store the interval time between repeated sampling the same point. The clock frequency of the counter is about 1/10us.



## 19.3.6 ADC Wait Pen Down Time Register (ADWAIT)


The register ADWAIT is used to store the interval time of wait pen down. And the register can be used as the interval time among the different point. The clock frequency of the counter is about 1/10us.





## 19.3.7 ADC Touch Screen Data Register (ADTCH)

The read-only ADTCH is corresponded to 2x32 bit FIFO, it keep the sample data for touch screen. 0~11 bits are data, 15 bit is data type. 16~27 bits are data, 31 bit is data type. When write to the register, DATA will be clear to 0.



Bits	Name	Description	RW
31	TYPE1	Type of the Touch Screen Data1.	RW
		When A/D is used as Touch Screen, ADCFG.XYZ=10	
		TYPE1=1: $X_d \rightarrow Y_d \rightarrow Z1 \rightarrow Z2$	
		TYPE1=0: $X_d \rightarrow Y_d \rightarrow Z3 \rightarrow Z4$	
		When A/D is used as Touch Screen, ADCFG.XYZ=00 or XYZ=01,	
		TYPE1=0.	
30:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	TDATA1	The concert data of touch screen A/D.	RW
15	TYPE0	Type of the Touch Screen Data2.	RW
		When A/D is used as Touch Screen, ADCFG.XYZ=10	
		TYPE0=1: $X_d \rightarrow Y_d \rightarrow Z1 \rightarrow Z2$	
		TYPE0=0: $X_d \rightarrow Y_d \rightarrow Z3 \rightarrow Z4$	
		When A/D is used as Touch Screen, ADCFG.XYZ=00 or XYZ=01,	
		TYPE0=0.	
14:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	TDATA0	The concert data of touch screen A/D.	RW

#### Note:

(1) When A/D is used as Touch Screen, EX\_IN=0 and ADCFG.XYZ=00.

The format of touch screen data is as follows:

Type1	Reserved	Data1	Type0	Reserved	Data0
0	000	Y <sub>s</sub>	0	000	X <sub>s</sub>

(2) When A/D is used as Touch Screen, EX\_IN=1 and ADCFG.XYZ=00.

The format of touch screen data is as follows:

Type1 Reserved	Data1	Type0	Reserved	Data0
----------------	-------	-------	----------	-------



C	)	000	Yd	0	000	Xd
1 -			· u	*		u

(3) When A/D is used as Touch Screen, EX\_IN=0 and ADCFG.XYZ=01.

The format of touch screen data is as follows:

Type1	Reserved	Data1	Type0	Reserved	Data0
0	000	Ys	0	000	$X_s$
0	000	00000000000	0	000	Z <sub>s</sub>

Users need to read twice to get the whole data. The first time reading gets the data  $Y_s$  and  $X_s$ . The second time reading gets the data  $Z_s$ . The relation between "touch pressure" and " $Z_s$ " are inverse ratio.

(4) When A/D is used as Touch Screen, EX\_IN=1 and ADCFG.XYZ=01

The format of touch screen data is as follows:

Type1	Reserved	Data1	Type0	Reserved	Data0
0	000	Y <sub>d</sub>	0	000	$X_d$
0	000	000000000000	0	000	Z <sub>s</sub>

Users need to read twice to get the whole data. The first time reading gets the data  $Y_d$  and  $X_d$ . The second time reading gets the data  $Z_s$ . The relation between "touch pressure" and " $Z_s$ " are inverse ratio.

(5) When A/D is used as Touch Screen, ADCFG.XYZ=11,TYPE=1

The format of touch screen data is as follows:

Ту	pe1 Reserve	ed Data	1 Туре	e0 Reserved	d Data0
1	000	$Y_d$	1	000	X <sub>d</sub>
1	000	Z2 <sub>d</sub>	1	000	Z1 <sub>d</sub>

Users need to read twice to get the whole data. The first time reading gets the data  $Y_d$  and  $X_d$ . The second time reading gets the data  $Z2_d$  and  $Z1_d$ .

The touch pressure measurement formula is as follows: (You can use formula 1 or formula 2.)

$$R_{\text{TOUCH}} = R_{\text{X-Plate}} \bullet \frac{\text{X-Position}}{4096} \left( \frac{Z_2}{Z_1} - 1 \right)$$
 (1)\*

$$R_{\text{TOUCH}} = \frac{R_{\text{X-Plate}} \bullet \text{X-Position}}{4096} \left(\frac{4096}{Z_1} - 1\right) - R_{\text{Y-Plate}} \bullet \left(1 - \frac{\text{Y-Position}}{4096}\right)$$
 (2)\*1

(6) When A/D is used as Touch Screen, ADCFG.XYZ=11,TYPE=0

The format of touch screen data is as follows:



Type1	Reserved	Data1	Type0	Reserved	Data0
0	000	Y <sub>d</sub>	0	000	X <sub>d</sub>
0	000	Z4 <sub>d</sub>	0	000	Z3 <sub>d</sub>

Users need to read twice to get the whole data. The first time reading gets the data  $Y_d$  and  $X_d$ . The second time reading gets the data  $Z4_d$  and  $Z3_d$ .

The touch pressure measurement formula is as follows: (You can use formula 3 or formula 4.)

$$R_{\text{TOUCH}} = R_{\text{Y-Plate}} \bullet \frac{\text{Y-Position}}{4096} \left( \frac{Z_4}{Z_3} - 1 \right)$$
 (3)\*

$$R_{\text{TOUCH}} = \frac{R_{\text{Y-Plate}} \bullet \text{Y-Position}}{4096} \left(\frac{4096}{Z_3} - 1\right) - R_{\text{X-Plate}} \bullet \left(1 - \frac{\text{X-Position}}{4096}\right) \tag{4}^{1}$$

#### Note\*1:

To determine pen or finger touch, the pressure of the touch needs to be determined. Generally, it is not necessary to have very high performance for this test; therefore, the 8-bit resolution mode is recommended (however, calculations will be shown here are in 12-bit resolution mode).

 $R_{X-plate}$ : Total X-axis resistor value (about 200 $\Omega$ ~ 600 $\Omega$ )

 $R_{Y\text{-plate}}$ : Total Y-axis resistor value (about 200 $\Omega$ ~ 600 $\Omega$ )

X-Position: X-axis voltage sample value

Y-Position: Y-axis voltage sample value

Z1, Z2: Z1, Z2 voltage sample value

Z3, Z4: Z3, Z4 voltage sample value

## 19.3.8 ADC PBAT Data Register (ADBDAT)

The read-only ADBDAT is a 16-bit register, it keep the sample data of both "PBAT mode" and "Single channel check" mode. 0~11 bits are data.

ADBDAT	0x1007001C
Bit	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	Reserved BDATA
RST	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bits	Name	Description	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	BDATA	Data of A/D convert when ADCEN = 1.	RW
		Data of PBAT A/D convert.	
402		When write te the register, DATA will be clear to 0.	



When ADCCFG.BAT\_MD = 0 (full battery voltage>=2.5V), the measured voltage  $V_{BAT}$  is as follows:

$$V_{BAT} = \frac{BDATA}{4096} \bullet 7.5V$$

When ADCCFG.BAT\_MD = 1 (full battery voltage <2.5V), the measured voltage  $V_{BAT}$  is as follows:

$$V_{BAT} = \frac{BDATA}{4096} \bullet 2.5V$$

It is recommended to connect a capacitance of about 0.1uF near to pin ADIN0 to have a more stable battery measurement and better ESD protection.

## 19.3.9 ADC SADCIN Data Register (ADSDAT)

The read-only ADSDAT is a 16-bit register, it keep the sample data. 0~11 bits are data.




Bits	Name	Description	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	SDATA	Data of SADCIN A/D convert.	RW
		When write to the register, DATA will be clear to 0.	

The measured voltage  $V_{\text{SADICN}}$  is as follows:

$$V_{SADCIN} = \frac{SDATA}{4096} \bullet 3.3V$$

## 19.3.10 ADC Filter Register (ADFLT)

ADC Filter Register ADFLT is used for filter out the no valid point for Touch Screen control.





Bits	Name	Description	RW
15	FLT_EN	Filter enable bit.	RW
		1: Filter function enable	
		0: Filter function disable	
14:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	FLT_D	Filter Data.	RW


Note: When ADFLT.FLT\_EN is set to 1,

If (|Z2-Z1|> ADFLT.FLT\_D), X=Y=Z1=Z2=0;

If (|Z4-Z3|> ADFLT.FLT\_D), X=Y=Z3=Z4=0;

# 19.3.11 ADC Clock Divide Register (ADCLK)

The register ADCLK is used to set the A/D's clock dividing number.



Bits	Name	Description	RW
31:23	Reserved	These bits always read 0, and written are ignored.	R
22:16	CLKDIV_10	Dividing number to get 10us clock from ADC clock.	RW
		CLKDIV_10 = adc_clk / 100K - 1	
		0 ≤CLKDIV_10 ≤127	
15:6	Reserved	These bits always read 0, and written are ignored.	R
5:0	CLKDIV	Dividing number to get ADC clock from device clock.	RW
		The A/D works at the frequency between 500KHz and 8MHz.	
		If CLKDIV = N, Then the freq of adc_clk = dev_clk / (N+1).	
		0 ≤ N ≤ 63	

#### 19.4 SAR A/D Controller Guide

The following describes steps of using SAR-ADC.

- **19.4.1 Single Operation** (only used as a test mode to check the channel function)
- (1) Set ADTCTL to 0x1f to mask all the interrupt of SADC.
- (2) Set ADCFG.CMD to choose one CMD;( 0000~1011)



- (3) Set ADCLK.CLKDIV and ADCCLK.CLKDIV\_10 to set A/D clock frequency;
- (4) Set ADTCTL.PDEN to 0;
- (5) Set ADENA.ADEN to 1 to start A/D;
- (6) When ADSTATE.DRDY to 1, you can read the sample data from ADBDAT and ADENA.ADEN will be set to 0 auto.

### 19.4.2 A Sample Touch Screen Operation

(Pen Down → Sample some data of several points → Pen Up)

- (1) Set ADCTRL to 0x1f to mask all the interrupt of SADC.
- (2) Set DMA\_EN to choose whether to use DMA to read the sample data out or to use CPU to read the sample data out;
- (3) Set ADCFG.SPZZ, ADCFG.EX\_IN and ADCFG.XYZ to choose sample mode
  - 1:  $X_s \rightarrow Y_s$  (Single-end X $\rightarrow$ Single-end Y).
  - 2:  $X_d \rightarrow Y_d$  (Differential  $X \rightarrow$  Differential Y).
  - 3:  $X_s \rightarrow Y_s \rightarrow Z_s$  (Single-end  $X \rightarrow$  Single-end Z)
  - 4:  $X_d \rightarrow Y_d \rightarrow Z_s$  (Differential  $X \rightarrow$  Differential  $Y \rightarrow$  Single-end Z)
  - $5:X_d \rightarrow Y_d \rightarrow Z1_d \rightarrow Z2_d$  or  $X_d \rightarrow Y_d \rightarrow Z3_d \rightarrow Z4_d$  (Reference register ADCFG.SPZZ)
  - (Differential X→Differential Y→Differential Z1→Differential Z2 or Differential X→Differential Y→Differential Z3→Differential Z4,)
- (4) Set ADCLK.CLKDIV and ADCLK.CLKDIV\_10 to set A/D clock frequency;
- (5) Set ADWAIT to decide the wait time of pen down and the interval time between sampling different points. This time delay is necessary because when pen is put down or pen position change, there should be some time to wait the pen down signal to become stable.
- (6) Set ADSAME to decide the interval time between repeated sampling the same point. User can repeat sampling one point to get the most accurate data.
- (7) Set ADCTRL.PENDM to 0 to enable the pen down interrupt of touch panel;
- (8) Set ADENA.TCHEN to 1 to start touch panel;
- (9) When pen down interrupt happened, you should set ADCTRL.PENDM to 1 and clear ADSTATE.PEND to close pen down interrupt. Then you should clear ADSTATE.PENDU and set ADCTRL.PENUM to 0 to enable pen up interrupt.
- (10) When pen down interrupt happened, the SAR ADC is sampling data. When ADSTATE.DTCH to 1, user must read the sample data from ADTCH. The SAR ADC will not sample the next point until the whole data of the one point are read (no matter by CPU or DMA). If ADCFG.XYZ is mode one and mode two, user only needs to read once to get the whole data. In other modes, user needs to read twice to get the whole data.
- (11) Repeat 10 till pen up interrupt happened.
- (12) When pen up interrupt happened, you should set ADCTRL.PENUM to 1 and clear ADSTATE.PENU. Then you should clear ADSTATE.PEND and set ADCTRL.PENDM to 0 to enable pen down interrupt.
- (13) Wait pen down interrupt and repeat from 9.
- (14) When you want to shut down the touch screen, user can set the ADENA.TCHEN to 0. If the last point is not sampled completely, user can abandon it.



# 19.4.3 SLEEP mode Sample Operation

- (1) Set ADCLK.CLKDIV and ADCLK.CLKDIV\_10 to set A/D clock frequency.
- (2) Then you can set ADENA.ENTR\_SLP to 1. When the Touch Screen is ready to enter the SLEEP mode, ADENA.ENTR\_SLP will be cleared by hardware auto.
- (3) After that you should clear ADSTATE.SLPEND and set ADCTRL.SLPENDM to 0 to enable "in SLEEP mode pen down interrupt" and mask all other interrupts. Then you can execute the SLEEP instruction to enter the SLEEP mode.
- (4) When "in SLEEP mode pen down interrupt" happened, it will switch from the SLEEP mode to NORMAL. Then, you should set ADCTRL.SLPENDM to 1 and clear ADSTATE.SLPEND to close "in SLEEP mode pen down interrupt". And you should set ADENA.EXIT\_SLP to 1. When the Touch Screen has exited from the SLEEP mode, EXIT\_SLP will be cleared by hardware auto.
- (5) Then you can do any other operations.

### 19.4.4 PBAT Sample Operation

- (1) Set ADCLK.CLKDIV and ADCLK.CLKDIV\_10 to set A/D clock frequency.
- (2) Set ADCFG.CH\_MD to choose PBAT test mode channel.
- (3) Set ADENA.PBATEN to 1 to enable the channel.
- (4) When ADSTATE.DRDY = 1, you can read the sample data from ADBDAT. And the PBATEN will be set to 0 auto.

### 19.4.5 SADCIN Sample Operation

- (1) Set ADCLK.CLKDIV and ADCLK.CLKDIV\_10 to set A/D clock frequency.
- (2) Set ADENA.SADCINEN to 1 to enable the channel.
- (3) When ADSTATE. SRDY = 1, you can read the sample data from ADSDAT. And the SADCINEN will be set to 0 auto.

#### Note:

Touch Screen mode can be interrupted by the PBAT and SADCIN mode and "In SLEEP mode pen down". And the priority is SADCIN > PBAT > ENTR\_SLP > TOUCH. If SADCINEN or PBATEN or ENTR\_SLP is set to 1 before or at the same time with TCHEN, SAR ADC will first work in SADCIN mode then in PBAT mode, then enter SLEEP mode and at last in touch screen mode (after exit SLEEP). If SADCINEN, PBATEN and ENTR\_SLP are set to 1 after the TCHEN, the SAR ADC will work in touch screen mode first and finish sampling the same point completely then turn to the SADCIN, PBAT or SLEEP mode. And return to touch screen mode.

### 19.4.6 Use TSC to support keypad

SADC TSC function can apply to a keypad, if touch screen is not used. Suppose the keypad is a NxM matrix, where X direction has N key columns and Y direction has M key rows. Kij is used to indicate the key in ith column from left to right and jth row from bottom to top, where  $i=0\sim(N-1)$  and  $j=0\sim(M-1)$ . Figure 19-1 is a 6x5 keypad circuit. The blue color is for X direction network and pink



color is for Y. The networks are composed by resistors and metal line. These two networks should be connected to SADC 4 pins: XP/XN/YP/YN as illustrated in the figure. The gray circle is the key. When no key pressing, X network and Y network is open circuit. When a key is pressed, the X network and Y network is shorted under the key position.




Figure 19-1 6x5 keypad circuit

When SADC is in waiting for pen-down status (C=1100), the equivalent circuit is show in Figure 19-2. When the key is not pressed, XP is open and the PEN is pulled to VDDADC, which is logic 1. When the key Kij is pressed, the circuit is: VDDADC $\rightarrow$ (10k $\Omega$  resistor) $\rightarrow R_{XP} \rightarrow R_{YN} \rightarrow VSSADC$ .






Figure 19-2 Wait for pen-down (C=1100) circuit

Where

$$R_{XP} = \frac{(N-1)^{2} - i^{2}}{M \times (N-1-i) + 2i} \times R$$

$$R_{YN} = \frac{j \times (2M - 2 - j)}{N \times j + 2M - 2 - 2j} \times R$$

To ensure logic 0 at PEN in this case, following formula should be obeyed.

$$R_{XP} + R_{YN} + R_{XP0} + R_{YN0} \le 3k\Omega \tag{1}$$

It is suggested the value of N and M is as close to each other as possible. For  $N=2\sim20$ ,  $M=2\sim20$  and M=(N-1, N or N+1), we found

$$R_{XP} + R_{YN} < 2.7 \times R \tag{2}$$

After key pressing is found, the key Kij location, columns and row, should be measured by using C=0010 and C=0011 respectively. The equivalent circuits are show in Figure 19-3 and Figure 19-4, where

$$\begin{split} R_{X0} &= \frac{N-1}{M-1} \times R \\ R_{Y0} &= \frac{M-1}{N-1} \times R \\ R_{XNi} &= i \times R \\ R_{XPi} &= (N-1-i) \times R \\ R_{YNj} &= j \times R \\ R_{YPi} &= (M-1-j) \times R \end{split}$$






Figure 19-3 Measure X-position (C=0010) circuit




Figure 19-4 Measure Y-position (C=0011) circuit

So for Kij pressing, we should get ADC converted number Ni and Nj for i and j respectively.

$$Ni = \frac{R_{XN0} + \frac{i}{M}R}{R_{XN0} + \frac{N-1}{M}R + R_{XP0}} \times 4096$$

$$Nj = \frac{R_{YN0} + \frac{j}{N}R}{R_{YN0} + \frac{M-1}{N}R + R_{YP0}} \times 4096$$



It is required the resistor between XP and XN in case of C=0010, between YP and YN in case of C=0011, must be  $\geq$ 200  $\Omega$  and it better be  $\geq$ 500  $\Omega$ . Also consider the requirement in formula (1) and (2) above, we suggest to put  $R_{XP0}$  =  $R_{XN0}$  =  $R_{YP0}$  =  $R_{YN0}$  = 50  $\Omega$  or 100  $\Omega$ , put R = 500  $\Omega$  ~ 1k  $\Omega$ .

To use the keypad, the software should set:

ADENA.TCHEN = 1 ADCFG.EX\_IN = 1 ADCFG.XYZ = 00

The operation is similar to touch screen.



# 20 Camera Interface Module

### 20.1 Overview

The camera interface module (CIM) supports commonly available CMOS or CCD type image sensors. The CIM sources the digital image stream through a common 8-bit parallel digital protocol. The CIM can directly connect to external CMOS image sensors and ITU656 standard video decoders.

#### 20.1.1 Features

- Input image size up to 4096x4096 pixels
- Max. VGA for image preview
- Max. VGA for video record
- Integrated DMA
- Supported data format: YCbCr 4:4:4, YCbCr 4:2:2 and other formats
- Supports ITU656 (YCbCr 4:2:2) input
- Configurable CIM\_VSYNC and CIM\_HSYNC signals: active high/low
- Configurable CIM\_PCLK: active edge rising/falling
- 64x33 image data receive FIFO (RXFIFO)
- PCLK max. 80MHz
- Output format: csc mode is YCbCr 4:2:2, bypass mode is the input data format
- Configurable output order.

# 20.1.2 Pin Description

**Table 20-1 Camera Interface Pins Description** 

Name	I/O	Description
CIM_MCLK	0	CIM work clock
CIM_PCLK	I	Pixel clock from Image Sensor
CIM_VSYNC	I	Vertical synchronous from Image Sensor
CIM_HSYNC	I	Horizontal synchronous from Image Sensor
CIM_DATA[7:0]	I	Data bus from Image Sensor



# 20.2 CIM Special Register

The special registers are for CIM to configure and control the interface and DMA operation. The table below lists these registers.

**Table 20-2 CIM Registers** 

Name	RW	Reset Value	Address	Access Size
CIMCFG	RW	0x00000000	0x13060000	32
CIMCR	RW	0x00000000	0x13060004	32
CIMST	RW	0x00000000	0x13060008	32
CIMIID	R	0x00000000	0x1306000C	32
CIMRXFIFO	R	0x???????	0x13060010	32
CIMDA	RW	0x00000000	0x13060020	32
CIMFA	R	0x00000000	0x13060024	32
CIMFID	R	0x00000000	0x13060028	32
CIMCMD	R	0x00000000	0x1306002C	32
CIMSIZE	RW	0x00000000	0x13060030	32
CIMOFFSET	RW	0x00000000	0x13060034	32

# 20.2.1 CIM Configuration Register (CIMCFG)

**CIMCFG** 0x13060000 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 VSYNC **BYPASS** ORDER HSP PCP VSP **JRST** 님 **PACK** DSM Reserved 

Bits	Name				RW
31:20	Reserved				RW
19:18	ORDER	Input o	lata stream orde	r:	RW
			YCbCr 4:4:4	ITU656/YCbCr 4:2:2	
		00	YCbCr	Y₀CbY₁Cr	
		01	YCrCb	Y <sub>0</sub> CrY <sub>1</sub> Cb	
		10	CbCrY	CbY <sub>0</sub> CrY <sub>1</sub>	
		11	CrCbY	CrY <sub>0</sub> CbY <sub>1</sub>	
17:16	DF	Input o	lata format:		RW
		00 – re	eserved		
		01 – Y	CbCr 4:4:4		
		10 – Y	CbCr 4:2:2		
		11 – I7	TU656 YCbCr 4:2	2:2	
15	INV_DAT	Invers	e every bit of inp	ut data.	RW



		0 – not in	verse; 1 – inv													
14	VSP		·		gnal is input from pin		RW									
			-		signal active level and	d leading										
		_		•	REAV, this bit is ignor	-										
		_			al leading edge is risi											
			_	•	al leading edge is falling											
13	HSP			signal active level an			RW									
. •			0 – HSYNC signal active high, HSYNC signal leading edge is rising edge;													
			1 – HSYNC signal active low, HSYNC signal leading edge is falling edge													
12	PCP		the PCLK wo		<u> </u>	<u> </u>	RW									
				/ PCLK rising edge;												
				PCLK falling edge												
11:10	BURST_	DMA bur					RW									
	TYPE	00: INCR	4													
		01: INCR	18													
		10: INCR	16													
		11: INCR	32													
		It is sugg	ested using II	NCR8; if AHB works	at high speed, INCR1	6 is										
		suggeste	d.													
9	DUMMY	DUMMY	zero function	. When DUMMY is 1,	CIM hardware adds	one byte	9									
		zero to e	very 3 input d	ata bytes to form 32-	bit data.											
		0 – DUM	MY zero func	tion disabled;												
		1 – DUM	MY zero func	tion enabled												
8	E_VSYN	External	/ internal VSY	NC selection. When	DSM is ITU656Progr	essive	RW									
	С	Mode, VS	SYNC can be	external (provided by	/ sensor) or internal (r	etrieved										
		from SA\	/&EAV). This	bit only valid for ITU6	656Progressive Mode	; In										
		other DS	M modes, this	s bit is ignored.												
		0 – Interr	nal VSYNC m	ode, pin CIM_VSYN0	C is ignored;											
		1 – Exter	nal VSYNC m	node, VSYNC is prov	ided by image sensor	via pin										
		CIM_VS	YNC													
7	Reserved						R									
6:4	PACK	Data pac	king mode, pa	ack 8-bit input data ir	to 32-bit data for FIF	Э.	6:4									
			PACK	Bypass Mode	CSC Mode											
		  -	3'b000	0x 11 22 33 44	0x Y <sub>0</sub> Cb Y <sub>1</sub> Cr											
			3'b001	0x 22 33 44 11	0x Cb Y <sub>1</sub> Cr Y <sub>0</sub>											
		  -	3'b010	0x 33 44 11 22	0x Y <sub>1</sub> Cr Y <sub>0</sub> Cb											
		3'b011 0x 44 11 22 33 0x Cr Y <sub>0</sub> Cb Y <sub>1</sub>														
			3'b100	0x 44 33 22 11	0x Cr Y <sub>1</sub> Cb Y <sub>0</sub>											
			3'b101	0x 33 22 11 44	0x Y <sub>1</sub> Cb Y <sub>0</sub> Cr											
			3'b110	0x 22 11 44 33	0x Cb Y <sub>0</sub> Cr Y <sub>1</sub>											
			3'b111	0x 11 44 33 22	0x Y <sub>0</sub> Cr Y <sub>1</sub> Cb											
			·	<del></del>												



		sensor, 0x11 is received first and 0x44 is received last, and Y0 is													
		received befo	re Y1.												
3	Reserved														
2	BYPASS	0: enable CIM	0: enable CIM CSC;												
		1: disable CIM CSC.													
		The formula for	The formula for csc from RGB888 to YCbCr444 is:												
		Y = R *0.299000 + G * 0.587000 + B * 0.114000													
		Cb = -R * 0.16	Cb = -R * 0.168736 - G * 0.331264 + B * 0.500000 + 128												
		Cr = R * 0.500	0000 - G * 0.41	8688 - B * 0.081312 + 128											
1:0	DSM	Data sample i	mode. Please r	efer to the table below.		RW									
			DSM	Description											
			2'b00	ITU656Progressive Mode											
			2'b01	ITU656Interlace Mode											
		2'b10 Gated Clock Mode													
		2'b11 Reserved													

# 20.2.2 CIM Control Register (CIMCR)

	CII	<b>VIC</b>	R																										0x	130	600	004
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				ı	EE(	OF <sub>.</sub>	_LII	NE						FF	RC		DMA_EEOFM	WIN_En	VDDM	DMA_SOFM	DMA_EOFM	DMA_STOPM	RF_TRIGM	RF_OFM	DMA_SYNC	R	:F_	TRI	G	DMA_EN	RF_RST	ENA
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name		Description	RW									
31:20	EEOF_LINE	When EEOF	hen EEOF_LINE lines data has been transferred of a frame, the										
		EEOF flag w	OF flag will be set, and the EEOF interrupt will occur.										
19:16	FRC	CIM frame ra	IM frame rate control. Specifies the sampling frame data rate. If										
		FRC = N, CI	RC = N, CIM sampling one frame of every N+1 frames from the										
		sensor. In th	is way, CIM reduces the frame rate of sensor. Another										
		way to reduc	ay to reduce frame rate is to decrease the MCLK frequency										
		output to the	image sensor.										
		FRC	Description										
		4'b0000	Sample every frame from the sensor										
		4'b0001	Sample 1 frame of every 2 frames from the sensor										
		4'b1110	Sample 1 frame of every 15 frames from the sensor										
		4'b1111	4'b1111 Sample 1 frame of every 16 frames from the sensor										



15	DMA_EEOFM	The control bit to enable EEOF interrupt.	RW											
14	WIN_En	To enable window-image. Used to indicate whether the registers	R											
		CIMSIZE and CIMOFFSET work or not.												
		0: the value in CIMSIZE and CIMOFFSET will be ignored.												
		1: the value in CIMSIZE and CIMOFFSET will be used.												
13	VDDM	The control bit to enable VDD interrupt.	RW											
		0 – disable; 1 – enable												
12	DMA_SOFM	The control bit to enable DMA_SOF interrupt.	RW											
		0 – disable; 1 – enable												
11	DMA_EOFM	The control bit to enable DMA_EOF interrupt.												
		0 – disable; 1 – enable												
10	DMA_STOPM	The control bit to enable DMA_STOP interrupt.	RW											
		0 – disable; 1 – enable												
9	RF_TRIGM	The control bit to enable RXF_TRIG interrupt.	RW											
		0 – disable; 1 – enable												
8	RF_OFM	The control bit to enable RXF_OF interrupt.	RW											
		0 – disable; 1 – enable												
7	DMA_SYNC	The control bit to enable DAM synchronization.	RW											
		0 – The valid data input to CIM will be transferred by DMA to												
		external memory;												
		1 – When a new descriptor-DMA transfer starts with writing												
		CIMDA, a frame synchronization will be done, and the data in												
		RXFIFO will be ignored,												
6:3	RF_TRIG	Specifies the trigger value of RXFIFO.	RW											
		CIMCFG.BURST_TYPE RF_TRIG = n												
		INCR4 Trigger value is (n + 1) * 4												
		INCR8 Trigger value is (n + 1) * 8												
		INCR16 Trigger value is (n + 1) * 16												
		Note: Trigger value should												
		be less then 64, and n is												
		suggested to 0.												
2	DMA_EN	Enable / disable the DMA function.	RW											
	_	0 – disable DMA; 1 – enable DMA												
1	RF_RST	RXFIFO software reset. Setting 1 to RXF_RST can reset RXFIFO	RW											
	_	immediately. Setting 0 to RXF_RST can stop resetting RXFIFO.												
		After reset, RXFIFO is empty.												
0	ENA	Enable / disable the CIM module. Setting 1 to ENA can enable	RW											
		CIM. When CIM is working, clear ENA to 0 can stop CIM												
		immediately.												
		0 – CIM is not enabled, or disable CIM immediately;												
		1 – CIM is enabled, or enabling CIM												



# 20.2.3 CIM Status Register (CIMST)


	CIN	IST	•																										0x	130	600	80
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											R	ese	erve	d											DMA_EEOF	DMA_SOF	DMA_EOF	DMA_STOP	RF_OF	RF_TRIG	RF_EMPTY	VDD
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	0	0	0	0	0

Bits	Name	Description	RW
31:8	Reserved		R
7	DMA_EEOF	When set to 1, indicate the DMA has transferred	
		CIMCTRL.EEOF_LINE lines data of a frame.	
		Write 0 to this bit to clear.	
6	DMA_SOF	When set to 1, Indicate the DMA start a transfer from RXFIFO to a	RW
		frame buffer.	
		Write 0 to this bit to clear.	
5	DMA_EOF	When set to 1, indicate the DMA complete a transfer from RXFIFO to	RW
		a frame buffer.	
		Write 0 to this bit to clear.	
4	DMA_STOP	When set to 1, indicate the DMA complete transferring data and stop	RW
		the operation. Can generate interrupt if CIMCR.DMA_STOPM bit is	
		set.	
		Write 0 to this bit to clear.	
3	RF_OF	RXFIFO over flow. When RXFIFO over flow happens, RXF_OF is set	RW
		1.	
		Can generate interrupt if CIMCR.RF_OFM bit is set.	
		Write 0 to this bit to clear.	
2	RF_TRIG	RXFIFO trigger. Indicates whether RXFIFO meet the trigger value or	R
		not. When the valid data number in RXFIFO reaches the trig value,	
		RXF_TRIG is set 1; when the valid data number in RXFIFO do not	
		reach the trig value, RXF_TRIG is set 0. Can generate interrupt if	
		CIMCR.RF_TRIGM bit is set.	
		0 – RXFIFO does not meets the trigger value;	
		1 – RXFIFO meets the trigger value	
1	RF_EMPTY	RXFIFO empty. Indicates whether RXFIFO is empty or not. After	R
		reset, RXFIFO is empty, and RXF_EMPTY is 1.	
		0 – RXFIFO is not empty;	
		1 – RXFIFO is empty	
0	VDD	CIM disable done. Indicate this module is disabled after clear the	RW
		CIMCR.ENA bit to disable the CIM module. Can generate interrupt if	




CIMCR.DMA_VDDM bit is set.	
0 – CIM has not been disabled;	
1 – CIM has been disabled	
Write 0 to this bit to clear.	

# 20.2.4 CIM Interrupt ID Register (CIMIID)



Bits	Name	Description	RW
31:0	FID	Interrupt frame ID. Contains a copy of the Frame ID register	R
		(CIMFID) from the descriptor currently being processed when a	
		DMA_SOF or DMA_EOF interrupt is generated. CIMIID is written to	
		only when CIMCMD.SOFINT or CIMCMD.EOFINT is high. As such,	
		the register is considered to be sticky and will be overwritten only	
		when the associated interrupt is cleared by writing the CIM state	
		register.	


# 20.2.5 CIM RXFIFO Register (CIMRXFIFO)



Bits	Name	Description	
31:0	Data	This register provides a port for software to read image data directly.	R
		When the software start CIM with DMA_EN=1, this register should not be	
		read. Otherwise, the DMA data may be damaged.	




### 20.2.6 CIM Descriptor Address (CIMDA)



Bits	Name	Description			
31:0	NDA	Next descriptor physical address in external memory. DMAC gets the	RW		
		next descriptor according to it after finishing the current one. The target			
		address Bits [3:0] must be zero to be aligned to 16-byte boundary.			

### 20.2.7 CIM Frame buffer Address Register (CIMFA)




Bits	Name	Description			
31:0	FPA	Frame buffer physical address in external memory. When starts CIM,			
		DMA transfers data from RXFIFO to frame buffer. This address is			
		increased by hardware automatically. Bits [4:0] must be zero to be			
		aligned to 32-byte boundary.			

Note:

CIMFA comes from DMA Descriptor, so here it is read-only.

### 20.2.8 CIM Frame ID Register (CIMFID)






Bits	Name	Description			
31:0	FID	Frame ID. The particular use of this field is up to the software. This ID will	R		
		be copied to the CIMIID register when an interrupt occurs.			

#### Note:

CIMFID comes from DMA Descriptor, so here it is read-only.

# 20.2.9 CIM DMA Command Register (CIMCMD)




Bits	Name	Description	RW
31	SOFINTEn	Interrupt enable for DMA starting a frame-buffer transfer.	R
		1: DMA will set CIMSTATE.DMA_SOF when start of a frame-buffer	
		transfer.	
		When one frame uses several buffers, it is suggested to set	
		SOFINTEn of first buffer only.	
30	EOFINTEn	Interrupt enable for DMA ending a frame-buffer transfer.	R
		1: DMA will set CIMSTATE.DMA_EOF when CIMCMD.LEN is	
		decreased to 0, which means end of a frame-buffer transfer.	
		When one frame uses several buffers, it is suggested to set	
		EOFINTEn of last buffer only.	
29	EEOFINTEn	Interrupt enable for DMA issuing an earlier eof interrupt.	R
28	STOP	DMA stop. When DMA complete transferring data, STOP bit decides	R
		whether DMA should loading next descriptor or not.	
		0 – DMA start loading next descriptor;	
		1 – DMA stopped, and CIMSTATE.DMA_STOP bit is set 1 by	
		hardware	
27	OFRCVEN	Auto recovery enable when there is RXFIFO overflow	
		0 – No auto recovery when overflow occurs, thus the software should	
		do something;	
		1 – Auto recovery enable, the hardware will correct the overflow.	



26:24	Reserved		R
23:0	LEN	Length of transfer in words. Indicate the number of words to be	R
		transferred by DMA to a frame buffer. LEN = 0 is not valid. DMA	
		transfers data according to LEN. Each time one or more word(s)	
		been transferred, LEN is decreased automatically.	

# 20.2.10 CIM Window-image Size (CIMSIZE)



Bits	Name	Description	
31:29	Reserved		R
28:16	LPF	Lines per frame for CIM output.	
15:13	Reserved		R
12:0	PPL	Pixels per line for CIM output. PPL must be multiples of 2. In fact, the	RW
		number of CIM output data in word is equal to PPL/2.	

# 20.2.11 CIM Image Offset (CIMOFFSET)

Bits	Name	Description	RW
31:28	Reserved		R
27:16	V_OFFSET	Vertical offset.	RW
15:12	Reserved		R
11:0	H_OFFSET	Horizontal offset. It should be an even number.	RW



# 20.3 CIM Data Sampling Modes

CIM module supports several types of data sampling mode. The modes and the corresponding signals used are shown in the following diagram:


Mode \ Signals	CIM_VSYNC	CIM_HSYNC	CIM_PCLK	CIM_DATA
Gated Clock Mode	Y	Y	Y	Υ
ITU656 Interlace Mode	N	N	Y	Y
ITU656 Progressive Mode	N	N	Y	Υ

The modes and the corresponding signals used

### 20.3.1 Gated Clock Mode

CIM\_VSYNC, CIM\_HSYNC, and CIM\_PCLK signals are used in this mode.

A frame starts with VSYNC leading edge, then HSYNC goes active and holds the entire line. Data is sampled at the valid edge of PCLK when HSYNC is active; That means, HSYNC functions like "data enable" signal. Please refer to the figure below.



Gated Clock Mode Input Timing Diagram


The VSYNC leading edge, HSYNC active HIGH or LOW, PCLK valid edges are programmable.

### 20.3.2 ITU656 Interlace Mode

In this mode, CIM\_PCLK and CIM\_DAT signals are used, CIM\_VSYNC, CIM\_HSYNC signals are ignored.

CIM utilizes the SAV & EAV code within ITU656data stream to get active video data.

The following diagrams and tables are quoted from ITU656standard. Only the PAL format is shown. CIM supports both NTSC and PAL formats. For more information about ITU656, please refer to ITU656 standard.





LINE	F	V	H (EAV)	H (SAV)	P0, P1, P2, P3
NUMBER					
1-22	0	1: blanking			
23-310	Field 1	0: video data	1: in EAV, to	0: in SAV, to	
311-312	Field I	1: blanking	indicate the	indicate the	Protection bits
313-335	4	1: blanking	end of active	start of active	Frotection bits
336-623	Field 2	0: video data	video	video	
624-625	i ielu z	1: blanking			

Figure 20-1 Typical BT.656 Vertical Blanking Intervals for 625/50 Video Systems

# 20.3.2.2 PAL Horizontal Timing




Figure 20-2 BT.656 8-BIT Parallel Interface Data Format for 625/50 Video Systems

# 20.3.2.3 Coding for SAV and EAV

Data Pin	1 <sup>st</sup> Byte	2 <sup>nd</sup> Byte	3 <sup>rd</sup> Byte	4 <sup>th</sup> Byte
Number	0xFF	0x00	0x00	0xXY



7 (MSB)	1	0	0	1
6	1	0	0	F
5	1	0	0	V
4	1	0	0	Н
3	1	0	0	P3
2	1	0	0	P2
1	1	0	0	P1
0 (LSB)	1	0	0	P0

# 20.3.2.4 Coding for Protection Bits

F	V	Н	P3	P2	P1	P0
0	0	0	0	0	0	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	0
1	0	0	0	1	1	1
1	0	1	1	0	1	0
1	1	0	1	1	0	0
1	1	1	0	0	0	1

### 20.3.3 ITU656 Progressive Mode

CIM\_PCLK and CIM\_DAT signals are used in this mode. CIM\_HSYNC signal is ignored.

CIM\_VSYNC is optional in this mode. When the start of frame information is retrieved from SAV and EAV, it is known as internal VSYNC mode. When CIM\_VSYNC is provided by sensor directly, it is known as external VSYNC mode. CIM supports both internal and external VSYNC modes.

ITU656Progressive Mode is a kind of Non-Interlace Mode. The image data are encoded within only one field. The F-bit of SAV and EAV are ignored. Most sensors support ITU656Progressive Mode.






Figure 20-3 ITU656 Progressive Mode



# 20.4 DMA Descriptors

A DMA descriptor is a 4-word block corresponding to the four DMA registers – CIMDA, CIMFA, CIMFID, and CIMCMD, aligned on 4-word (16-byte) boundary, in external memory:

- word [0] contains the physical address for next CIMDA
- word [1] contains the physical address for CIMFA
- word [2] contains the value for CIMFID
- word [3] contains the value for CIMCMD

Software must write the physical address of the first descriptor to CIMDA before enabling the CIM. Once the CIM is enabled, the first descriptor is read, and all 4 registers are written by the DMAC. The next DMA descriptor pointed to by CIMDA is loaded into the registers after all data for the current descriptor has been transferred.

**Note:** If only one frame buffer is used in external memory, the CIMDA field (word [0] of the DMA descriptor) must point back to itself. That is to say, the value of CIMDA is the physical address of itself.



### 20.5 Interrupt Generation

CIM has next interrupt sources:

# Step 1. RXFIFO FULL Interrupt (RF\_TRIG)

When the valid data number of RXFIFO reaches trigger value, CIMST.RF\_TRIG bit is set. At the same time, if RF\_TRIGM is 1, RF\_TRIG interrupt is generated.

### Step 2. RXFIFO Over Flow Interrupt (RF\_OF)

When the valid data number of RXFIFO reaches 32 and one more data are written to RXFIFO, CIMST.RF\_OF bit is set. At the same time, if RF\_OFM is 1, RF\_OF interrupt is generated.

### Step 3. DMA Start Of Frame Data Transferring Interrupt (DMA\_SOF)

When the CIMCMD.SOFINT bit is 1 and DMA start transferring the first data from RXFIFO to frame buffer, CIMST.DMA\_SOF bit is set. At the same time, if DMA\_SOFM is 1, DMA\_SOF interrupt is generated.

### Step 4. DMA End Of Frame Data Transferring Interrupt (DMA EOF)

When the CIMCMD.EOFINT bit is 1 and DMA complete transferring the last data from RXFIFO to frame buffer, CIMST.DMA\_EOF bit is set. At the same time, if DMA\_EOFM is 1, DMA\_EOF interrupt is generated.

#### Step 5. DMA Stop Transferring Interrupt (DMA STOP)

When the CIMCMD.STOP bit is 1 and DMA complete transferring the last data from RXFIFO to frame buffer, CIMST.DMA\_STOP bit is set. At the same time, if DMA\_STOPM is 1, DMA\_STOP interrupt is generated.

#### Step 6. CIM Disable Done Interrupt (VDD)

When disable the module by clearing the CIMCR.ENA, the module should be disabled after transferring current valid data. Then set the CIMST.VDD bit, at the same time, if VDDM is set, VDD interrupt is generated.



### 20.6 Software Operation

### 20.6.1 Enable CIM with DMA

- Step 1. Configure register CIMCFG;
- Step 2. Prepare frame buffer and descriptors;
- Step 3. Configure register CIMDA;
- Step 4. Clear state register: write 0 to register CIMSTATE;
- Step 5. Reset RXFIFO: configure register CIMCTRL with DMA\_EN=1, RXF\_RST=1, ENA=0;
- Step 6. Stop resetting RXFIFO: configure register CIMCTRL with DMA\_EN=1, RXF\_RST=0, ENA=0;
- Step 7. Enable CIM: configure register CIMCTRL with DMA\_EN=1, RXF\_RST=0, ENA=1.

### 20.6.2 Enable CIM without DMA

- 1. Configure register CIMCFG;
- 2. Clear state register: write 0 to register CIMSTATE;
- 3. Reset RXFIFO: configure register CIMCTRL with DMA EN=1, RXF RST=1, ENA=0;
- 4. Stop resetting RXFIFO: configure register CIMCTRL with DMA\_EN=1, RXF\_RST=0, ENA=0;
- 5. Enable CIM: configure register CIMCTRL with DMA\_EN=1, RXF\_RST=0, ENA=1.

### 20.6.3 Disable CIM

#### Method 1:

- Step 1. Configure register CIMCTRL with RXF\_RST=0, ENA=0; // quick disable
- Step 2. Clear state register: write 0 to register CIMSTATE.

#### Method 2:

When DMA is enabled, the following sequence is recommended:

- Step 1. Configure descriptor with STOP = 1;
- Step 2. Wait DMA\_STOP interrupt, then write 0 to CIMCTRL.ENA;
- Step 3. Clear state register: write 0 to register CIMSTATE.



# 21 MMC/SD CE-ATA Controller

### 21.1 Overview

The MultiMediaCard (MMC) is a universal low cost data storage and communication media that is designed to cover a wide area of applications such as electronic toys, organizers, PDAs, smart phones, and so on.

The Secure Digital (SD) card is an evolution of MMC, It is specifically designed to meet the security, capacity, performance, and environmental requirements inherent in newly emerging audio and video consumer electronic devices. The physical form factor, pin assignment, and data transfer protocol are forward compatible with the MultiMediaCard with some additions. An SD card can be categorized as SD memory or SD I/O card, commonly known as SDIO. A memory card invokes a copyright protection mechanism that complies with the security of the SDMI standard and is faster and capable of higher memory capacity. The SDIO card provides high-speed data I/O with low-power consumption for mobile electronic devices.

For CE-ATA detail protocol, please referred to <a href="https://www.ce-ATA.org"><u>WWW.CE-ATA.ORG</u></a>

Features of the MSC Controller include the following:

- Fully compatible with the MMC System Specification version 4.2
- Fully compatible with the SD Memory Card Specification 2.0 and SD I/O Specification 1.0 with 1 command channel and 4 data channels
- Consumer Electronics Advanced Transport Architecture (CE-ATA version 1.1)
- 20-80 Mbps maximum data rate
- Support MMC data width 1bit ,4bit and 8bit
- Built-in programmable frequency divider for MMC/SD bus
- Maskable hardware interrupt for SDIO interrupt, internal status and FIFO status
- 32-entry x 32-bit built-in data FIFO
- Multi-SD function support including multiple I/O and combined I/O and memory
- IRQ supported enable card to interrupt MMC/SD controller
- Single or multi block access to the card including erase operation
- Stream access to the MMC card
- Supports SDIO read wait, interrupt detection during 1-bit or 4-bit access
- Supports CE-ATA digital protocol commands
- Support Command Completion Signal and interrupt to CPU
- Command Completion Signal disable feature
- The maximum block length is 4096bytes



# 21.2 Block Diagram

# **MSC Controller Block Diagram**




Figure 21-1 MMC/SD CE-ATA Controller Block Diagram



# 21.3 MMC/SD Controller Signal I/O Description

MSC and the card communication over the CMD and DATA line is base on command and data bit streams which are initiated by a start bit and terminated by a stop bit.

Command: a command is a token, which starts an operation. A command is sent from MSC either to a single card (addressed command) or to all connected cards (broadcast command). A command is transferred serially on the CMD line. Each command token is preceded by a start bit ('0') and succeeded by an end bit ('1'). The total length is 48 bits and protected by CRC bits.

Bit 47 46 [45:40] [39:8] [7:1] 0 position Width (bits) 1 1 6 32 7 1 0 Χ Χ 1 Value Х Description Start Transmission Command argument CRC7 End bit bit bit index

**Table 21-1 Command Token Format** 

- Response: a response is a token which is sent from an addressed card, or (synchronously) from all connected cards, to MSC as an answer to a previously received command. A response is transferred serially on the CMD line. Response tokens have varies coding schemes depending on their content.
- Data: data can be transferred from the card to MSC or vice versa. Data is transferred via the data line. Data transfers to/from the SD Memory Card are done in blocks. Data blocks always succeeded by CRC bits. Single and multiple block operations are defined. Note that the Multiple Block operation mode is better for faster write operation. A multiple block transmission is terminated when a stop command follows on the CMD line. Data transfer can be configured by the MSC to use single or multiple data lines.

**Table 21-2 MMC/SD Data Token Format** 

Description	Start bit	Data	CRC16	End bit
Stream Data	0	X	no CRC	1
Block Data	0	Х	Х	1



# 21.4 Register Description

The MMC-SD-CE\_ATA controller is controlled by a set of registers that the application configures before every operation. The Table 21-3 lists all the MSC registers.

Table 21-3 MMC/SD Controller Registers Description

Name	RW	Reset Value	Address	Access Size
MSC_CTRL0	W	0x0000	0x10021000	16
MSC_STAT0	R	0x00000040	0x10021004	32
MSC_CLKRT0	RW	0x0000	0x10021008	16
MSC_CMDAT0	RW	0x00000000	0x1002100C	32
MSC_RESTO0	RW	0x40	0x10021010	16
MSC_RDTO0	RW	0xFFFF	0x10021014	32
MSC_BLKLEN0	RW	0x0000	0x10021018	16
MSC_NOB0	RW	0x0000	0x1002101C	16
MSC_SNOB0	R	0x????	0x10021020	16
MSC_IMASK0	RW	0x00FF	0x10021024	32
MSC_IREG0	RW	0x0000	0x10021028	16
MSC_CMD0	RW	0x00	0x1002102C	8
MSC_ARG0	RW	0x00000000	0x10021030	32
MSC_RES0	R	0x????	0x10021034	16
MSC_RXFIFO0	R	0x???????	0x10021038	32
MSC_TXFIFO0	W	0x???????	0x1002103C	32
MSC_LPM0	RW	0x00000000	0x10021040	32
MSC_CTRL1	W	0x0000	0x10022000	16
MSC_STAT1	R	0x00000040	0x10022004	32
MSC_CLKRT1	RW	0x0000	0x10022008	16
MSC_CMDAT1	RW	0x00000000	0x1002200C	32
MSC_RESTO1	RW	0x40	0x10022010	16
MSC_RDTO1	RW	0xFFFF	0x10022014	32
MSC_BLKLEN1	RW	0x0000	0x10022018	16
MSC_NOB1	RW	0x0000	0x1002201C	16
MSC_SNOB1	R	0x????	0x10022020	16
MSC_IMASK1	RW	0x00FF	0x10022024	32
MSC_IREG1	RW	0x0000	0x10022028	16
MSC_CMD1	RW	0x00	0x1002202C	8
MSC_ARG1	RW	0x00000000	0x10022030	32
MSC_RES1	R	0x????	0x10022034	16
MSC_RXFIFO1	R	0x???????	0x10022038	32
MSC_TXFIFO1	W	0x???????	0x1002203C	32
MSC_LPM1	RW	0x00000000	0x10022040	32



# 21.4.1 MMC/SD Control Register (MSC\_CTRL)

	MSC_CTRL0 MSC_CTRL1															210 220	
Bit			15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
		Reserved	SEND_CCSD	SEND_AD_CCSD		R	eser	ved		EXIT_MULTIPLE	EXIT_TRANSFER	START_READWAIT	STOP_READWAIT	RESET	START_OP	STRPCL	
RST			0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
15	SEND_CCSD	0 – clear bit	W
		1 – Send Command Completion Signal Disable (CCSD) to	
		CE_ATA device	
		when set, host sends CCSD to CE_ATA device. Software set the	
		bit only if current command is expecting CCS and interrupts are	
		enabled in CE_ATA devices. Once the CCSD pattern is sent to	
		device, host automatically clears the SEND_CCSD bit.	
14	SEND_AS_CCSD	0 – clear bit .	W
		1 – send internally generated stop after sending CCSD to	
		CE_ATA device.	
		When set, host automatically sends internally-generated STOP	
		command(CMD12) to CE_ATA device. After sending CMD12,	
		Auto Command Done (ACD) is set and generates interrupt to	
		CPU. After sending the CCSD, controller automatically clears the	
		SEND_AS_CCSD bit.	
13:8	Reserved		R
7	EXIT_MULTIPLE	If CMD12 or CMD52 (I/O abort) is to be sent to terminate multiple	W
		block read/write in advance, set this bit to 1.	
		0 – No effect.	
		1 – Exit from multiple block read/write.	
6	EXIT_TRANSFER	Only used for SDIO suspend/resume and MMC stream read.	W
		For SDIO, after suspend is accepted, set this bit with 1.	
		For MMC, after the expected number of data are received, set this	
		bit with 1.	
		0 – No effect.	
		1 – Exit from multiple block read/write after suspend is accepted,	
		or exit from stream read.	
5	START_READWAIT	Only used for SDIO ReadWait. Start the ReadWait cycle.	W



		0 – No effect.	
		1 – Start ReadWait.	
4	STOP_READWAIT	Only used for SDIO ReadWait. Stop the ReadWait cycle.	W
		0 – No effect.	
		1 – Start ReadWait.	
3	RESET	Resets the MMC/SD controller.	W
		0 – No effect.	
		0 – Reset the MMC/SD controller.	
2	START_OP	This bit is used to start the new operation. When starting the	W
		clock, this bit can be 1. When stopping the clock, this bit can only	
		be 0.	
		0 – Do nothing.	
		1 – Start the new operation.	
1:0	CLOCK_CONTROL	These bits are used to start or stop clock.	W
		00 – Do nothing.	
		01 – Stop MMC/SD clock	
		10 – Start MMC/SD clock	
		11 – Reserved	

# 21.4.2 MSC Status Register (MSC\_STAT)

				AT(																											210 220	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AUTO_CMD_DONE						F	RES	ER	VEC	)						IS_RESETTING	SDIO_INT_ACTIVE	PRG_DONE	DATA_TRAN_DONE	END_CMD_RES	DATA_FIFO_AFULL	IS_READWAIT	CLK_EN	DATA_FIFO_FULL	DATA_FIFO_EMPTY	CRC_RES_ERR	CRC_READ_ERROR	CBC WRITE EPPOP		TIME_OUT_RES	TIME_OUTREAD
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bits	Name	Description	RW
31	AUTO_CMD_DONE	Indicate that the stop command (CMD12) that is internally	R
		generated by controller has finished.	
30:16	Reserved		R
15	IS_RESETTING	MSC is resetting after power up or MSC_STRPCL[RESET]	R
		is written with 1	
		0 – Reset has been finished.	
		1 – Reset has not been finished.	




14	SDIO INT ACTIVE	Indicates whether an interrupt is detected at the SD I/O	R
		card. A separate acknowledge command to the card is	
		required to clear this interrupt.	
		0 – No interrupt detected.	
		1 – The interrupt from SDIO is detected.	
13	PRG_DONE	Indicates whether card has finished programming.	R
		0 – Card has not finished programming and is busy.	
		1 – Card has finished programming and is not busy.	
12	DATA_TRAN_DONE	Indicates whether data transmission to card has	R
		completed.	
		0 – Data transmission to card has not completed.	
		1 – Data transmission to card has completed.	
11	END_CMD_RES	End command-response sequence or command	R
		sequence.	
		0 – Command and response/no-response sequence has	
		not completed.	
		1 – Command and response/no-response sequence has	
		completed.	
10	DATA_FIFO_AFULL	Indicates whether data FIFO is almost full (The number of	R
		words >= 15). For reading data from card, use this bit.	
		0 – Data FIFO is not full.	
		1 – Data FIFO is full.	
9	IS_READWAIT	Indicates whether SDIO card has entered ReadWait State	R
		0 – Card has not enter ReadWait.	
		1 – Card has enter ReadWait.	
8	CLK_EN	Clock enabled.	R
		0 – Clock is off.	
		1 – Clock is on.	
7	DATA_FIFO_FULL	Indicates whether data FIFO is full. For reading data from	R
		card, do not use this bit, because it almost keeps to be 0.	
		0 – Data FIFO is not full.	
		1– Data FIFO is full.	
6	DATA_FIFO_EMPTY	Indicates whether data FIFO is empty.	R
		0 – Data FIFO is not empty.	
		1– Data FIFO is empty.	
5	CRC_RES_ERR	Response CRC error.	R
		0 – No error on the response CRC.	
		1– CRC error occurred on the response.	
4	CRC_READ_ERROR	CRC read error.	R
		0 – No error on received data.	
		1– CRC error occurred on received data	
3:2	CRC_WRITE_ERROR	CRC write error.	R
		00 – No error on transmission of data.	



		01 – Card observed erroneous transmission of data.	
		10 – No CRC status is sent back.	
		11 – Reserved	
1	TIME_OUT_RES	Response time out.	R
		0 – Card response has not timed out.	
		1 – Card response has time out.	
0	TIME_OUT_READ	Read time out.	R
		0 – Card read data has not timed out.	
		1 – Card read data has timed out.	

# 21.4.3 MSC Clock Rate Register (MSC\_CLKRT)

The MSC\_CLKRT register specifies the frequency division of the MMC/SD bus clock. The software is responsible for setting this register.



Bits	Name	Description	RW
15:3	Reserved		R
2:0	CLK_RATE	Clock rate.	WR
		000 - CLK_SRC.	
		001 – 1/2 of CLK_SRC.	
		010 – 1/4 of CLK_SRC.	
		011 – 1/8 of CLK_SRC.	
		100 – 1/16 of CLK_SRC.	
		101 – 1/32 of CLK_SRC.	
		110 – 1/64 of CLK_SRC.	
		111 – 1/128 of CLK_SRC.	

# 21.4.4 MMC/SD Command and Data Control Register (MSC\_CMDAT)

 MSC\_CMDAT0
 0x1002100C

 MSC\_CMDAT1
 0x1002200C

 Bit
 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



CCS_EXPECTED READ_CEATA			Re	eser	rved	d					SDIO_PDRT	SEND_AS_STOP	RTI	RG	TTF	RG	IO_ABORT	BIIS WINTH		DMA_EN	LINI	BUSY	STREAM_BLOCK	WRITE_READ	DATA_EN		RESPONSE_FORMAT	
$\mathbf{T} \cap 0$	0 (	 _	_	_	_	_	0	_	_	_	_	_	_	0	_	_	_	_	_	_	0	_	_	0	_	_	_	

Bits	Name	Description					
31	CCS_EXPECTED	0 – interrupts are not enabled in CE-ATA device, or	RW				
		commands does not expect CCS from device					
		1 – interrupts are enabled in CE_ATA device, or RW_BLK					
		command expects command completion signal from					
		device.					
		If the command expects Command Completion Signal					
		(CCS) from the device, the software should set the control					
		bit. It is auto cleared 0 by hardware.					
30	READ_CEATA	0 – host is not performing read access (RW_BLK or	RW				
		RW_REG) towards CE_ATA device					
		1 – host id performing read access (RW_BLK or					
		RW_REG) towards CE_ATA device					
		Software should set the bit to indicate that CE_ATA device					
		is being accessed for read transfer. The bit is used to					
		disable read data timeout indication while performing					
		CE_ATA read transfers. It is auto cleared 0 by hardware.					
29:18	Reserved		R				
17	SDIO_PRDT	Determine whether SDIO interrupt is 2 cycle or extend	RW				
		more cycle when data block last is transferred					
		0 – more cycle (like single block)					
		1 – exact 2 cycle					
16	SEND_AS_STOP	0 – no stop command sent at end of data transfer	RW				
		1 – send stop command at end of data transfer					
		when stop command has finished, it is auto cleared 0 by					
		hardware.					
15:14	RTRG	These bits set the receive FIFO half-empty threshold	RW				
		value, when the number of transmit FIFO >= threshold					
		value , RXFIFO_RD_REQ will be set to 1					
		00 : more than or equal to 8					
		01: more than or equal to 16					
		10: more than or equal to 24					
		11: reserved					
13:12	TTRG	These bits set the transmit FIFO half-empty threshold	RW				




	1		1
		value, when the number of transmit FIFO < threshold	
		value , TXFIFO_WR_REQ will be set to 1	
		00 : less than 8	
		01: less than 16	
		10: less than 24	
		11: reserved	
11	STOP_ABORT	Specifies the current command is used to abort data	WR
		transfer	
		0 – Nothing.	
		1 – The current command is used to abort transfer.	
		it is auto cleared 0 by hardware.	
10:9	BUS_WIDTH	Specifies the width of the data bus.	WR
		00 – 1-bit.	
		01 – Reserved.	
		10 – 4-bit.	
		11 – 8bit.	
8	DMA_EN	DMA mode enables. When DMA mode is used, this bit is	WR
	_	also a mask on RXFIFO_RD_REQ and	
		TXFIFO_WR_REQ interrupts.	
		0 – Program I/O.	
		1 – DMA mode.	
7	INIT	80 initialization clocks	W
		0 – Do not precede command sequence with 80 clocks.	
		1 – Precede command sequence with 80 clocks.	
6	BUSY	Specifies whether a busy signal is expected after the	WR
		current command. This bit is for no data	
		command/response transactions only.	
		0 – Not expect a busy signal.	
		0 – Expects a busy signal. If the response is R1b, then set	
		it.	
5	STREAM_BLOCK	Stream mode	WR
		0 – Data transfer of the current command sequence is not	
		in stream mode.	
		1– Data transfer of the current command sequence is in	
		stream mode.	
4	WRITE READ	Specifies that the data transfer of the current command is	WR
-		a read or write operation.	
		0 – Specifies that the data transfer of the current command	
		is a read operation.	
		1 – Specifies that the data transfer of the current command	
		is a write operation.	
3	DATA_EN	Specifies whether the current command includes a data	WR
J	5/ <u>-</u> LIX	transfer. It is also used to reset RX_FIFO and TX_FIFO.	'''`
		Transfer. It is also asca to reset to the and the interest of the second	Ì



		0 – No data transfer with current command.	
		1 – Has data transfer with current command. It is also used	
		to reset RX_FIFO and TX_FIFO.	
2:0	RESPONSE_FORMAT	These bit specify the response format for the current	WR
		command.	
		000 – No response.	
		001 – Format R1 and R1b.	
		010 – Format R2.	
		011 – Format R3.	
		100 – Format R4.	
		101 – Format R5.	
		110 – Format R6.	
		111 – Format R7.	

# 21.4.5 MMC/SD Response Time Out Register (MSC\_RESTO)



Bits	Name	Description				
15:8	Reserved		R			
7:0	RES_TO	Specifies the number of MSC_CLK clock counts between the command	WR			
		and when the MMC/SD controller turns on the time-out error for the				
		received response. The default value is 64.				


# 21.4.6 MMC/SD Read Time Out Register (MSC\_RDTO)

Bi	ts	Name	Description						
31:	:0	READ_TO	Specifies the number of clocks between the command and when the	WR					
			MMC/SD host controller turns on the time-out error for the received						




	data. The unit is MSC_CLK
--	---------------------------

### 21.4.7 MMC/SD Block Length Register (MSC\_BLKLEN)



Bits	Name	Description						
15:0	BLK_LEN	Specifies the number of bytes in a block, and is normally set to 0x200	WR					
		for MMC/SD data transactions. The value Specified in the cards						
		CSD.						

# 21.4.8 MSC/SD Number of Block Register (MSC\_NOB)



Bits	Name	Description	RW
15:0	NOB	Specifies the number of blocks in a data transfer. One block is a	WR
		possibility.	

# 21.4.9 MMC/SD Number of Successfully-transferred Blocks Register (MSC\_SNOB)

In block mode, the MSC\_SNOB register records the number of successfully transferred blocks. If the last block has CRC error, this register also summaries it. It is used to query blocks for multiple block transfer.


	MSC_SNOB0 MSC_SNOB1														100 100		
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								MS	C_	SN	ОВ						
RST		?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW	
,				•



15:0	MSC_SNOB	Specify the number of successfully transferred blocks for a multiple	R
		block transfer.	

# 21.4.10 MMC/SD Interrupt Mask Register (MSC\_IMASK)




Bits	Name	Description	RW
31:16	Reserved		R
15	AUTO_CMD_DONE	Mask the interrupt Auto Cmd Done (ACD)	RW
		0 – Not masked	
		1 - Masked	
14	DATA_FIFO_FULL	0 – Not masked	RW
		1 - Masked	
13	DATA_FIFO_EMP	0 – Not masked	RW
		1 - Masked	
12	CRC_RES_ERR	0 – Not masked	RW
		1 - Masked	
11	CRC_READ_ERR	0 – Not masked	RW
		1 - Masked	
10	CRC_WRITE_ERR	0 – Not masked	RW
		1 - Masked	
9	TIME_OUT_RES	0 – Not masked	RW
		1 - Masked	
8	TIME_OUT_READ	0 – Not masked	RW
		1 - Masked	
7	SDIO	Mask the interrupt from the SD I/O card.	WR
		0 – Not masked.	
		1 – Masked.	
6	TXFIFO_WR_REQ	Mask the Transmit FIFO write request interrupt.	WR
		0 – Not masked.	
		1 – Masked.	
5	RXFIFO_RD_REQ	Mask the Receive FIFO read request interrupt.	WR



		0 – Not masked.	
		1 – Masked.	
4:3	Reserved		R
2	END_CMD_RES	Mask the End command response interrupt.	WR
		0 – Not masked.	
		1 – Masked.	
1	PRG_DONE	Mask the Programming done interrupt.	WR
		0 – Not masked.	
		1 – Masked.	
0	DATA_TRAN_DONE	Mask the Data transfer done interrupt.	WR
		0 – Not masked.	
		1 – Masked.	

# 21.4.11 MMC/SD Interrupt Register (MSC\_IREG)

The MSC\_IREG register shows the currently requested interrupt. The FIFO request interrupts, TXFIFO\_WR\_REQ, and RXFIFO\_RD\_REQ are masked off with the DMA\_EN bit in the MSC\_CMDAT register. The software is responsible for monitoring these bit in program I/O mode.




Bits	Name	Description	RW
15	AUTO_CMD_DONE	indicate Auto Cmd Done (ACD) interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
14	DATA_FIFO_FULL	Indicate data FIFO is full interrupt	R
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
13	DATA_FIFO_EMP	Indicate data FIFO is empty interrupt	R
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
12	CRC_RES_ERR	Indicate response CRC error interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	



11	CRC_READ_ERR	Indicate CRC read error interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
10	CRC_WRITE_ERR	Indicate CRC write error interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
9	TIME_OUT_RES	Indicate response time out interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
8	TIME_OUT_READ	Indicate read time out interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
7	SDIO	Indicates whether the interrupt from SDIO is detected.	R
		0 – The interrupt from SDIO is not detected.	
		1 – The interrupt from SDIO is detected.	
6	TXFIFO_WR_REQ	Transmit FIFO write request. Set if data FIFO becomes half	R
		empty (the number of words is < 8).	
		0 – No Request for data Write to MSC_TXFIFO.	
		1 – Request for data write to MSC_TXFIFO.	
5	RXFIFO_RD_REQ	Receive FIFO read request. Set if data FIFO becomes half	R
		full (the number of words is >= 8) or the entries in data FIFO	
		are the last read data.	
		0 – No Request for data read from MSC_RXFIFO.	
		1 – Request for data read from MSC_RXFIFO.	
4:3	Reserved	-	R
2	END_CMD_RES	Indicates whether the command/response sequence has	WR
		been finished.	
		0 – The command/response sequence has not been	
		finished.	
		1 – The command/response sequence has bee finished.	
		Write 1 to clear.	
1	PRG_DONE	Indicates whether card has finished programming.	WR
	_	0 – Card has not finished programming and is busy.	
		1 – Card has finished programming and is no longer busy.	
		Write 1 to clear.	
0	DATA_TRAN_DONE	Indicates whether data transfer is done. Note that for stream	WR
		read/write, only when CMD12 (STOP_TRANS) has been	
		sent, is this bit set.	
		0 – Data transfer is not complete.	
		1 – Data transfer has completed or an error has occurred.	




# 21.4.12 MMC/SD Command Index Register (MSC\_CMD)



Bits	Name	Description					
7:6	Reserved		R				
5:0	CMD_INDEX	Specifies the command index to be executed.	WR				

# 21.4.13 MMC/SD Command Argument Register (MSC\_ARG)




Bits	Name	Description	RW
31:0	ARG	Specifies the argument for the current command.	WR

#### 21.4.14 MMC/SD Response FIFO Register (MSC\_RES)

The read-only MMC/SD Response FIFO register (RES\_FIFO) holds the response sent back to the MMC/SD controller after every command. The size of this FIFO is 8 x 16-bit. The RES FIFO does not contain the 7-bit CRC for the response. The Status for CRC checking and response time-out status is in the status register, MSC\_STAT.

The first halt-word read from the response FIFO is the most significant halt-word of the received response.




Bits	Name	Description	RW	
------	------	-------------	----	--



15:0	DATA	Contains the response to every command that is sent by the MMC/SD	R
		controller. The size of this FIFO register is 8 x 16-bit.	

## 21.4.15 MMC/SD Receive Data FIFO Register (MSC\_RXFIFO)

The MSC\_RXFIFO is used to read the data from a card. It is read-only to the software, and is read on 32-bit boundary. The size of this FIFO is 16 x 32-bit.



Bits	Name	Description	RW
31:0	DATA	One word of read data. The size of this FIFO is 16 x 32-bit.	R

# 21.4.16 MMC/SD Transmit Data FIFO Register (MSC\_TXFIFO)


The MSC\_TXFIFO is used to write the data to a card. It is write-only to the software, and is written on 32-bit boundary. The size of this FIFO is 16 x 32-bit.

	MS	<b>c</b>	ГХБ	IFC	00																								0x	100	210	3C
	MSC_TXFIFO1								0x1002203C																							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																DA	ΤA															
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW
31:0	DATA	One word of write data. The size of this FIFO is 16 x 32-bit.	W

## 21.4.17 MMC/SD Low Power Mode Register (MSC\_LPM)

The MSC\_LPM is used to control whether MSC controller enters Low-Power Mode.





Bits	Name	Description	RW
31:1	Reserved		R
0	LPM	0 : Non –Low Power Mode	RW
		1: Low-Power Mode. Stop clock when card in idle (should be normally set	
		to only MMC and SD cards. For SDIO cards, if interrupts must be	
		detected, clock should not be stopped)	
		When software sets the bit, MSC clock can auto be stopped	
		Note: when set the bit, the start_clock and stop clock can be not use.	

# 21.5 MMC/SD Functional Description

All communication between system and cards is controlled by the MSC. The MSC sends commands of two type: broadcast and addressed (point-to-point) commands.

Broadcast commands are intended for all cards, command like "Go\_Idle\_State", "Send\_Op\_Cond", "All\_send\_CID" and "Set\_relative\_Addr" are using way of broadcasting. During Broadcast mode, all cards are in open-drain mode, to avoid bus contention.

After Broadcast commands "Set\_relative\_Addr" issue, cards are enter standby mode, and Addressed command will be used from now on, in this mode, CMD/DAT will return to push-pull mode, to have maximum driving for maximum operation frequency.

The MMC and the SD are similar product. Besides the 4x bandwidth and the built-in encryption, they are being programmed similarly.

The MMC/SD controller (MSC) is the interface between the software and the MMC/SD bus. It is responsible for the timing and protocol between the software and the MMC/SD bus. It consists of control and status registers, a 16-bit response FIFO that is 8 entries deep, and one 32-bit receive/transmit data FIFOs that are 16 entries deep. The registers and FIFOs are accessible by the software.

MSC also enable minimal data latency by buffering data and generating and checking CRCs.

## 21.5.1 MSC Reset

The MMC/SD controller (MSC) can be reset by a hardware reset or software reset. All registers and FIFO controls are set to their default values after any reset.

## 21.5.2 MSC Card Reset

The command Go\_Idle\_State, CMD0 is the software reset command for MMC and SD Memory Card, and sets each card into Idle State regardless of the current card state; while in SDIO card, CMD52 is used to write IO reset in CCCR. The cards are initialized with a default relative card address (RCA=0x0000) and with a default driver stage register setting (lowest speed, highest driving current capability).



## 21.5.3 Voltage Validation

All cards shall be able to establish communication with the host using any operation voltage in the maximal allowed voltage range specified in this standard. However, the support minimum and maximum values for Vdd are defined in Operation Conditions register (OCR) and many not cover the whole range. Cards that store the CID and CSD data in the payload memory would be able to communicate these information only under data transfer Vdd conditions. That means if host and card have non compatible Vdd ranges, the card will not be able to complete the identification cycle, nor to send CSD data.

Therefore, a special command Send\_Op\_cont (CMD1 for MMC), SD\_Send\_Op\_Cont (CMD41 for SD Memory) and IO\_Send\_Op\_Cont (CMD5 for SDIO) are designed to provide a mechanism to identify and reject cards which do not match the Vdd range desired by the host. This is accomplished by the host sending the required Vdd voltage window as the operand of this command. Cards which can not perform data transfer in the specified range must discard themselves from further bus operations and go into Inactive State. By omitting the voltage range in the command, the host can query each card and determine the common voltage range before sending out-of-range cards into the Inactive State. This query should be used if the host is able to select a common voltage range or if a notification to the application of non usable cards in the stack is desired.

# 21.5.4 Card Registry

Card registry on MCC and SD card are different.

For SD card, Identification process start at clock rate Fod, while CMD line output drives are push-pull drivers instead of open-drain. After the bus is activated the host will request the cards to send their valid operation conditions. The response to ACMD41 is the operation condition register of the card. The same command shall be send to all of the new cards in the system. Incompatible cards are sent into Inactive State. The host then issue the command All\_Send\_CID (CMD2) to each card and get its unique card indentification (CID) number. Card that is unidentified, that is, which is in Ready State, send its CID number as the response. After the CID was sent by the card it goes into Identification State. Thereafter, the host issues Send\_Relative\_Addr (CMD3) asks the card to publish a new relative card address (RCA), which is shorter that CID and which will be used to address the card in the future data transfer mode. Once the RCA is received the card state changes to the Stand-by State. At this point, if the host wants that the card will have another RCA number, it may ask the card to publish a new number by sending another Send\_Relative\_Addr command to the card. The last published RCA is the actual RCA of the card. The host repeats the identification process, that is, the cycles with CMD2 and CMD3 for each card in the system.

In MMC, the host starts the card identification process in open-drain mode with the identification clock rate Fod. The open drain driver stages on the CMD line allow parallel card operation during card identification. After the bus is actived the host will request the cards to send their valid operation conditions (CMD1). The response to CMD1 is the 'wired or' operation on the condition restrictions of all cards in the system. Incompatible cards are sent into Inactive State. The host then issues the broadcast command All\_Send\_CID (CMD2), asking all cards for their unique card



identification (CID) number. All unidentified cards, that is, those which are in Ready State, simultaneously start sending their CID numbers serially, while bit-wise monitoring their outgoing bitstream. Those cards, whose outgoing CID bits do not match the corresponding bits on the command line in any one of the bit periods stop sending their CID immediately and must wait for the next identification cycle. Since CID is unique for each card, only one card can be successfully send its full CID to the host. This card then goes into Identification State. Thereafter, the host issues Set\_Relative\_Addr (CMD3) to assign to this card a relative card address (RCA). Once the RCA is received the card state changes to the Stand-by State, and the card does not react to further identification cycles, and its output switches from open-drain to push-pull. The host repeat the process, that is CM2 and CMD3, until the host receive time-out condition to recognize completion of the identification process.

#### 21.5.5 Card Access

## 21.5.5.1 Block Access, Block Write and Block Read

During block write (CMD24-27) one or more blocks of data are transferred from the host to the card with a CRC appended to the end of each block by the host. A card supporting block write shall always be able to accept a block of data defined by WRITE\_BL\_LEN. If the CRC fails, the card shall indicate the failure on the DAT line; the transferred data will be discarded and not written, and all further transmitted blocks (in multiple block write mode) will be ignored.

Programming of the CID and CSD registers does not require a previous block length setting. The transferred data is also CRC protected. If a part of the CSD or CID register is stored in ROM, then this unchangeable part must match the corresponding part of the receive buffer. If this match fails, then the card will report an error and not change any register contents. Some cards may require long and unpredictable times to write a block of data. After receiving a block of data and completing the CRC check, the card will begin writing and hold the DAT line low if its write buffer is full and unable to accept new data from a new WRITE\_BLOCK command. The host may poll the status of the card with a SEND\_STATUS command (CMD13) at any time, and the card will respond with its status. The status bit READY\_FOR\_DATA indicates whether the card can accept new data or whether the write process is still in progress). The host may deselect the card by issuing CMD7 (to select a different card) which will displace the card into the Disconnect State and release the DAT line without interrupting the write operation. When reselecting the card, it will reactivate busy indication by pulling DAT to low if programming is still in progress and the writte buffer is unavailable.

Block read is similar to stream read, except the basic unit of data transfer is a block whose maximizes is defined in the CSD (READ\_BL\_LEN). If READ\_BL\_PARTIAL is set, smaller blocks whose starting and ending address are entirely contained within one physical block (as defined by READ\_BL\_LEN) may also be transmitted. Unlike stream read, a CRC is appended to the end of each block ensuring data transfer integrity. CMD17 (READ\_SINGLE\_BLOCK) initiates a block read and after completing the transfer, the card returns to the Transfer state. CMD18 (READ\_MULTIPLE\_BLOCK) starts a transfer of several consecutive blocks. Blocks will be continuously transferred until a stop command is issued. If the host uses partial blocks whose



accumulated length is not block aligned and block misalignment is not allowed, the card shall detect a block misalignment at the beginning of the first mis-aligned block, set the ADDRESS\_ERROR error bit in the status register, abort transmission and wait in the Data State for a stop command.

## 21.5.5.2 Stream Access, Stream Write and Stream Read (MMC Only)

Stream write (CMD20) starts the data transfer from the host to the card beginning from the starting address until the host issues a stop command. Since the amount of data to be transferred is not determined in advance, CRC can not be used. If the end of the memory range is reached while sending data and no stop command has been sent by the host, all further transferred data is discarded.

There is a stream oriented data transfer controlled by READ\_DAT\_UNTIL\_STOP (CMD11). This command instructs the card to send its payload, starting at a specified address, until the host sends a STOP\_TRANSMISSION command (CMD12). The stop command has execution delay due to the serial command transmission. The data transfer stops after the end bit of the stop command. If the end of the memory range is reached while sending data and no stop command has been sent yet by the host, the contents of the further transferred payload is undefined.

## 21.5.5.3 Erase, Group Erase and Sector Erase (MMC Only)

It is desirable to erase many sectors simultaneously in order to enhance the data throughput. Identification of these sectors is accomplished with the TAG\_\* commands. Either an arbitrary set of sectors within a single erase group, or an arbitrary selection of erase groups may be erase at one time, but not both together. That is, the unit of measure for determining an erase is either a sector or an erase group. If a set of sectors must be erased, all selected sectors must lie within the same erase group. To facilitate selection, a first command with the starting address is followed by a second command with the final address, and all sectors (or groups) within this range will be selected for erase.

#### 21.5.5.4 Wide Bus Selection/Deselection

Wide Bus (4 bit bus width) operation mode may be selected / deselected using ACMD6. The default bus width after power up or GO\_IDLE (CMD0) is 1 bit bus width. ACMD6 command is valid in 'trans state' only. That means the bus width may be changed only after a card was selected (CMD7).

## 21.5.6 Protection Management

Three write protect methods are supported in the host for Cards, Card internal write protect (Card's responsibility), Mechanical write protect switch (Host responsibility only) and Password protection card lock operation.

#### 21.5.6.1 Card Internal Write Protection

Card data may be protected against either erase or write. The entire card may be permanently write protected by the manufacturer or content provider by setting the permanent or temporary write protect bits in the CSD. For cards which support write protection of groups of sectors by setting the WP\_GRP\_SIZE sectors as specified in the CSD), and the write protection may be changed by the



application. The SET\_WRITE\_PROT command sets the write protection of the addressed write-protect group, and the CLR\_WRITE\_PROT command clears the write protection of the addressed write-protect group.

The SEND\_WRITE\_PROT command is similar to a single block read command. The card shall send a data block containing 32 write protection bits (representing 32 write protect groups starting at the specified address) followed by 16 CRC bits. The address field in the write protect commands is a group address in byte units. The card will ignore all LSB's below the group size.

## 21.5.6.2 Mechanical write protect switch

A mechanical sliding tablet on the side of the card will be used by the user to indicate that a given card is write protected or not. If the sliding tablet is positioned in such a way that the window is open that means the card is write protected. If the window is close the card is not write protected.

A proper, matched, switch on the socket side will indicated to the host that the card is write protected or not. It is the responsibility of the host to protect the card. The position of the write protect switch is un-known to the internal circuitry of the card.

#### 21.5.6.3 Password Protect

The password protection feature enables the host to lock a card while providing a password, which later will be used for unlocking the card. The password and its size is kept in an 128-bit PWD and 8-bit PWD\_LEN registers, respectively. These registers are non-volatile so that a power cycle will not erase them.

Locked cards respond to (and execute) all commands in the basic command class (class 0) and "lock card" command class. Thus the host is allowed to reset, initialize, select, query for status, etc., but not to access data on the card. If the password was previously set (the value of PWD\_LEN is not 0) will be locked automatically after power on. Similar to the existing CSD and CID register write commands the lock/unlock command is available in "trans\_state" only. This means that it does not include an address argument and the card must be selected before using it. The card lock/unlock command has the structure and bus transaction type of a regular single block write command. The transferred data block includes all the required information of the command (password setting mode, PWD itself, card lock/unlock etc.). The following table describes the structure of the command data block.

**Table 21-4 Command Data Block Structure** 

Byte #	Bit 7 Bit 6 Bit 5			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
0	Rsv Rsv Rsv			Rsv Rsv ERASE LOCK_UNLOCK C				SET_PWD					
1		PWDS_LEN											
2		Password Data											



PWDS_LEN	
+ 1	

- ERASE 1 Defines Forced Erase Operation (all other bits shall be 0) and only the command byte is sent.
- LOCK/UNLOCK 1=Locks the card. 0=Unlock the card (note that it is valid to set this bit together with SET\_PWD but it is not allowed to set it together with CLR\_PWD).
- CLR PWD 1=Clears PWD.
- SET\_PWD 1=Set new password to PWD.
- **PWD\_LEN** Defines the following password length (in bytes).
- **PWD** The password (new or currently used depending on the command).

The data block size shall be defined by the host before it send the card lock/unlock command. This will allow different password sizes.

The following paragraphs define the various lock/unlock command sequences:

#### (1) Setting the Password:

- Select a card (CMD7), if not previously selected already
- Define the block length (CMD16), given by the 8bit card lock/unlock mode, the 8 bits password size (in bytes), and the number of bytes of the new password. In case that a password replacement is done, then the block size shall consider that both passwords, the old and the new one, are sent with the command.
- Send Card Lock/Unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode (SET\_PWD), the length (PWD\_LEN) and the password itself. In case that a password replacement is done, then the length value (PWD\_LEN) shall include both passwords, the old and the new one, and the PWD field shall include the old password (currently used) followed by the new password.
- In case that the sent old password is not correct (not equal in size and content) then LOCK\_UNLOCK\_FAILED error bit will be set in the status register and the old password does not change. In case that PWD matches the sent old password then the given new password and its size will be saved in the PWD and PWD LEN fields, respectively.

Note that the password length register (PWD\_LEN) indicates if a password is currently set. When it equals 0 there is no password set. If the value of PWD\_LEN is not equal to zero the card will lock itself after power up. It is possible to lock the card immediately in the current power session by setting the LOCK/UNLOCK bit (while setting the password) or sending additional command for card lock.

## (2) Reset the password:

- Select a card (CMD7), if not previously selected already
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode CLR\_PWD, the length



(PWD\_LEN) and the password (PWD) itself (LOCK/UNLOCK bit is don't care). If the PWD and PWD\_LEN is set to 0. If the password is not correct then the LOCK UNLOCK FAILED error bit will be set in the status register.

## (3) Locking a card:

- Select a card (CMD7), if not previously selected already
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode LOCK, the length (PWD LEN) and the password (PWD) itself.

If the PWD content equals to the sent password then the card will be locked and the card-locked status bit will be set in the status register. If the password is not correct then LOCK UNLOCK FAILED error bit will be set in the status register.

Note that it is possible to set the password and to lock the card in the same sequence. In such case the host shall perform all the required steps for setting the password (as described above) including the bit LOCK set while the new password command is sent. If the password was previously set (PWD\_LEN is not 0), then the card will be locked automatically after power on reset. An attempt to lock a locked card or to lock a card that does not have a password will fail and the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

#### (1) Unlocking the card

- a) Select a card (CMD7), if not previously selected already.
- b) Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- c) Send the card lock/unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode UNLOCK, the length (PWD LEN) and the password (PWD) itself.

If the PWD content equals to the sent password then the card will be unlocked and the card-locked status bit will be cleared in the status register. If the password is not correct then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

Note that the unlocking is done only for the current power session. As long as the PWD is not cleared the card will be locked automatically on the next power up. The only way to unlock the card is by clearing the password. An attempt to unlock an unlocked card will fail and LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

#### (2) Forcing Erase:

In case that the user forgot the password (the PWD content) it is possible to erase all the card data content along with the PWD content. This operation is called Forced Erase.



- a) Select a card (CMD7), if not previously selected already.
- b) Define the block length (CMD16) to 1 byte (8bit card lock/unlock command). Send the card lock/unlock command with the appropriate data block of one byte on the data line including 16-bit CRC. The data block shall indicate the mode ERASE (the ERASE bit shall be the only bit set).

If the ERASE bit is not the only bit in the data field then the LCOK\_UNLOCK\_FAILED error bit will be set in the status register and the erase request is rejected. If the command was accepted then ALL THE CARD CONTENT WILL BE ERASED including the PWD and PWD\_LEN register content and the locked card will get unlocked.

An attempt to force erase on an unlocked card will fail and LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

#### 21.5.7 Card Status

The response format R1 contains a 32-bit field named card status. This field is intended to transmit the card's status information (which may be stored in a local status register) to the host. If not specified otherwise, the status entries are always related to the previous issued command.

Table below defines the different entries of the status. The type and clear condition fields in the table are abbreviate as follows:

#### Type:

- E: Error bit.
- S: Status bit.
- R: Detected and set for the actual command response.
- X: Detected and set during command execution. The host must poll the card by issuing the status command in order to read these bits.

#### Clear Condition:

- A: According to the card current state.
- B: Always related to the previous command. Reception of a valid command will clear it (with a delay of one command).
- C: Clear by read.

**Table 21-5 Card Status Description** 

Bits	Identifier	Туре	Description	Clear
				Condition
31	OUT_OF_RAGE	ER	The commmand's argument was	С
			out of the allowed range for this	
			card.	
			0 – No Error	
			1 – Error	



	T			
30	ADDRESS_ERROR	ERX	A misaligned address which did not match the block length was used in the command.	С
			0 – No Error	
			1 – Error	
29	BLOCK_LEN_ERROR	ER	The transferred block length is not	С
	BEOOK_EEK_EKKOK		allowed for this, or the number of	G
			transferred bytes does not match	
			the block length.	
			0 – No Error	
			1 – Error	
28	ERASE_SEQ_ERROR	ER	An error in the sequence of erase	С
20	LIVIOL_OLQ_LIVIOIV		commands occurred.	Ö
			0 – No Error	
			1 – Error	
27	ERASE_PARAM	ΕX	An invalid selection of sectors or	С
21	LIVIOL_I AIVIIII		groups for erase occurred.	Ŭ
			0 – No Error	
			1 – Error	
26	WD VIOLATION	ERX		С
20	WP_VIOLATION			C
			protected block.	
			0 – No Protected 1 – Protected	
25	CARR IC LOCKER	C V		Δ.
25	CARD_IS_LOCKED	SX	When set, signals that the card is	Α
			locked by the host.  0 – Card unlocked	
			1 – Card unlocked	
24	LOCK LINILOCK FAILED	ERX		С
24	LOCK_UNLOCK_FAILED	EKA	Set when a sequence or password	C
			error has been detected in	
			lock/unlock card command or if	
			there was an attempt to access a	
			locked card.  0 – No Error.	
22	COM CDC EDDOD		1 – Error.	D
23	COM_CRC_ERROR	ER	The CRC check of the previous	В
			command failed.	
			0 – No Error.	
20	ILLECAL COMMANDS		1 – Error.	<u> </u>
22	ILLEGAL_COMMAND	ER	Command not legal for the card	В
			state.	
			0 – No Error.	
			1 – Error.	



21	CARD_ECC_FAILED	EΧ	Card internal ECC was applied but failed to correct the data.  0 – normal.  1 – failure.	С
20	CC_ERROR	ERX	Internal card controller error.  0 – No Error.  1 – Error.	С
19	ERROR	ERX	A general or an unknown error occurred during the operation.  0 – No Error.  1 – Error.	С
18	UNDERRUN	ΕX	The card could not sustain data transfer in stream read mode.  0 – No Error.  1 – Error.	С
17	OVERRUN	ΕX	The card could not sustain data programming in stream write mode.  0 – No Error.  1 – Error.	С
16	CID/CSD_OVERWRITE	ERX	Can be either one of the following errors:  0 – No Error.  1 – Error.	С
15	WP_ERASE_SKIP	SX	Only partial address space was erased due to existing write protected blocks.  1 – No Protected.  1 – Protected.	С
14	CARD_ECC_DISABLED	SX	The command has been executed without using the internal ECC.  0 – enabled.  1 – disabled.	А
13	ERASE_RESET	SR	An erase sequence was cleared before executing because an out of erase sequence command was received.  0 – normal.  1 – set.	С



12:9	CURRENT_STATE	SX	The state of the card when receiving	В
	_		the command. If the command	
			execution causes a state change, it	
			will be visible to the host in the	
			response to the next command. The	
			four bits are interpreted as binary	
			coded number between 0 and 15.	
			0 – idle	
			1 – ready	
			2 – ident	
			3 – stby	
			4 – tran	
			5 – data	
			6 – rcv	
			7 – prg	
			8 – dis	
			(9 – 15) – rsv	
8	READY_FOR_DATA	SX	Corresponds to buffer empty	Α
			signaling on the bus.	
			0 – No Ready.	
			1 – Ready.	
7:6	Reserved	-	-	-
5	APP_CMD	SR	The card will expect ACMD, or	С
			indication that the command has	
			been interpreted as ACMD	
			0 – Disable.	
			1 – Enable.	
4:0	Reserved	-	-	-

## 21.5.8 SD Status

The SD status contains status bits that are related to the SD card proprietary features and may be used for future application specific usage. The size of the SD status is one data block of 512bit. The content of this register is transmitted to the Host over the DAT bus along with 16-bit CRC. The SD status is sent to the host over the DAT bus if ACMD13 is sent (CMD55 followed with CMD13). ACMD13 can be sent to a card only in 'tran\_state' (card is selected). SD status structure is described in below.

The same abbreviation for type and clear condition were used as for the Card Status above.

**Table 21-6 SD Status Structure** 

Bits	Identifier	Туре	Description	Clear
				Condition
511:510	DAT_BUS_WIDTH	SR	Shows the currently defined data	Α



			bus width that was defined by					
			SET_BUS_WIDTH command.					
			00 – 1 (default).					
			01 – Reserved.					
			10 – 4 bit width.					
509	SECURED_MODE	SR	Card is in Secured Mode of	Α				
			operation.					
			0 – Not in the Mode.					
			10 – In the mode.					
508:496		F	Reserved					
495:480	SD_CARD_TYPE	SR	All 0, is SD Memory cards.	Α				
479:448	SIZE_OF_PROTECTED_AREA	SR	Size of protected area.	Α				
447:312	Reserved							
311:0	R	eserved	for manufacturer					

#### 21.5.9 SDIO

I/O access differs from memory in that the registers can be written and read individually and directly without a FAT file structure or the concept of blocks (although block access is supported). These registers allow access to the IO data, control of the IO function, and report on status or transfer I/O data to and from the host.

Each SDIO card may have from 1 to 7 functions plus one memory function built into it. A function is a self contained I/O device. I/O functions may be identical or completely different from each other. All I/O functions are organized as a collection of registers, and there is a maximum of 131,072 registers possible for each I/O function.

#### 21.5.9.1 SDIO Interrupts

In order to allow the SDIO card to interrupt the host, and interrupt function is added to a pin on the SD interface. Pin number 8 which is used as DAT[1] when operating in the 4 bit SD mode is used to signal the card's interrupt to the host. The use of interrupt is optional for each card or function within a card. The SDIO interrupt is "level sensitive", that is, the interrupt line must be held active (low) until it is either recognized and acted upon by the host or de-asserted due to the end of the Interrupt Period. Once the host has serviced the interrupt, it is cleared via an IO write to the appropriate bit in the CCCR. The interrupt output of all SDIO cards is active low. This host controller provides pull-up resistors on all data lines DAT[3:0].

As Pin 8 of the card is shared between the IRQ and DAT[1] use in the 4 bit SD mode, and interrupt shall only be sent by the card and recognized by the host during a specific time. The time that a low on Pin 8 will be recognized as an interrupt is defined as the Interrupt Period.

The host here will only sample the level of Pin 8 (DAT[1]/IRQ) into the interrupt detector during the Interrupt Period. At all other times, the host will ignore the level on Pin 8. Note that the Interrupt



Period is applicable for both memory and IO operations. The definition of the Interrupt Period is different for operations with single block and multiple block data transfer.

## 21.5.9.2 SDIO Suspend/Resume

Within a multi-function SDIO or a Combo (Mix IO and Memory) card, there are multiple devices (I/O and memory) that must share access to the SD bus. In order to allow the sharing of access to the host among multiple devices, SDIO and combo cards can implement the optional concept of suspend/resume. In a card supports suspend/resume, the host may temporarily halt a data transfer operation to one function or memory (suspend) in order to free the bus for a higher priority transfer to a different function of memory. Once this higher-priority transfer is complete, the original transfer is re-started where it left off (resume). The host controller here is supported by all IO functions except zero, and the memory of a combo card, and can suspend multiple transactions and resume them in any order desired. IO function zero does not support suspend/resume.

The procedure used to perform the Suspend/Resume operation on the SD bus is:

- The host determines which function currently used the DAT[] line(s).
- The host requests the lower priority or slower transaction to suspend.
- The host checks for the transaction suspension to complete.
- The host begins the higher priority transaction.
- The host waits for the completion of the higher priority transaction.
- The host restores the suspended transaction.

## 21.5.9.3 SDIO Read Wait

The optional Read Wait (RW) operation is defined only for the SD 1-bit and 4-bit modes. The read wait operation allows a host to signal a card that it is doing a read multiple (CMD53) operation to temporarily stall the data transfer while allowing the host to send commands to any function within the SDIO device. To determine if a card supports the Read Wait protocol, the host must test capability bits in CCCR. The timing for Read Wait is base on the Interrupt Period.

# 21.5.10 Clock Control

The software should guarantee that the card identification process starts in open-drain mode with the clock rate fod (0  $\sim$  400khz). In addition, the software should also make the card into interrupt mode with fod (only for MMC). The commands that require fod are CMD0, CMD1, CMD2, CMD3, CMD5, CMD40 and ACMD41. In data transfer mode, the MSC controller can operate card with clock rate fpp (0  $\sim$  25Mhz).

## 21.5.11 Application Specified Command Handling

The MultiMediaCard/SD system is designed to provide a standard interface for a variety applications types. In this environment it is anticipate that there will be a need for specific customers/applications features. To enable a common way of implementing these features, two types of generic commands are defined in the standard: Application Specific Command, ACMD, and General Command, GEN\_CMD.



GEN\_CMD, this command, when received by the card, will cause the card to interpret the following command as an application specific command, ACMD. The ACMD has the same structure as of regular MultiMediaCard standard commands and it may have the same CMD number. The card will recognize it as ACMD by the fact that it appears after APP\_CMD.

The only effect of the APP\_CMD is that if the command index of the, immediately, following command has an ACMD overloading, the none standard version will used. If, as an example, a card has a definition for ACMD13 but not for ACMD7 then, if received immediately after APP\_CMD command, Command 13 will be interpreted as the non standard ACMD13 but, command 7 as the standard CMD7.

In order to use one of the manufacturer specific ACMD's the host will:

- (3) Send APP\_CMD. The response will have the APP\_CMD bit (new status bit) set signaling to the host that ACMD is now expected.
- (4) Send the required ACMD. The response will have the APP\_CMD bit set, indicating that the accepted command was interpreted as ACMD. If a non-ACMD is sent then it will be respected by the card as normal MultiMediaCard command and the APP\_CMD bit in the Card Status stays clear.

If a non valid command is sent (neither ACMD nor CMD) then it will be handled as a standard MultiMediaCard illegal command error.

The bus transaction of the GEN\_CMD is the same as the single block read or write commands (CMD24 or CMD17). The difference is that the argument denotes the direction of the data transfer (rather than the address) and the data block is not a memory payload data but has a vendor specific format and meaning.

The card shall be selected ('tran\_state') before sending CMD56. The data block size is the BLOCK\_LEN that was defined with CMD16. The response to CMD56 will be R1b (card status + busy indication).



# 21.6 MMC/SD Controller Operation

#### 21.6.1 Data FIFOs

The controller FIFOs for the response tokens, received data, and transmitted data are MSC\_RES, MSC\_RXFIFO, and MSC\_TXFIFO, respectively. These FIFOs are accessible by the software and are described in the following paragraphs.

## 21.6.1.1 Response FIFO (MSC\_RES)

The response FIFO, MSC\_RES, contains the response received from an MMC/SD card after a command is sent from the controller. MSC\_RES is a read-only, 16-bit, and 8-entry deep FIFO.

The FIFO will hold all possible response lengths. Responses that are only one byte long are located on the LSB of the 16-bit entry in the FIFO. The first half-word read from the response FIFO is the most significant half-word of the received response. For example, if the response format is R1, then the response read from RES\_FIFO is bit [47:32], bit[31:16], bit[15:0] and in the third half-word only the low 8-bit is effective response [15:8] and the high 8-bit is ignored. If the response format is R2, then the response read from MSC\_RES is bit [135:8] and needs reading 8 times.

The FIFO does not contain the response CRC. The status of the CRC check is in the status register, MSC STAT.

# 21.6.1.2 Receive/Transmit Data FIFO (MSC\_RXFIFO/MSC\_TXFIFO)

The receive data FIFO and transmit data FIFO share one 16-entry x 32-bit FIFO, because at one time data are only received or are only transmitted. If it is used to receive data, it is called MSC\_RXFIFO and read-only. If it is used to transmit data, it is called MSC\_TXFIFO and write-only.

Data FIFO and its controls are cleared to a starting state after a system reset or at the beginning of the operations which include data transfer (MSC\_CMDAT[DATA\_EN] == 1).

If at any time MSC\_RXFIFO becomes full and the data transmission is not complete, the controller turns the MSC\_CLK off to prevent any overflows. When the clock is off, data transmission from the card stops until the clock is turned back on. After MSC\_RXFIFO is not full, the controller turns the clock on to continue data transmission. The full status of the FIFO is registered in the MSC\_STAT [DATA\_FIFO\_FULL] bit.

If at any time MSC\_TXFIFO becomes empty and the data transmission is not complete, the controller turns the MSC\_CLK off to prevent any underrun. When the clock is off, data transmission to the card stops until the clock is turned back on. When MSC\_TXFIFO is no longer empty, the controller automatically restarts the clock. The empty status of the FIFO is registered in the MSC\_STAT [DATA\_FIFO\_EMPTY] bit.

The FIFO is readable on word (32-bit) boundaries. The max read/written number is 16 words. The controller can correctly process big-endian an little-endian data.



Because at the beginning of the operation which include data transfer (MSC\_CMDAT [DATA\_EN] == 1), Data FIFO and its controls are cleared, software should guarantee data in FIFO have been read/written before beginning a new command.

## 21.6.2 DMA and Program I/O

Software may communicate to the MMC controller via the DMA or program I/O.

To access MSC\_RXFIFO/MSC\_TXFIFO with the DMA, the software must program the DMA to read or write the FIFO with source port width 32-bit, destination port width 32-bit, transfer data size 32-byte, transfer mode single. For example, to write 64 bytes of data to the MSC\_TXFIFO, the software must program the DMA as follows:

```
DMA_DCTRn = 2  // Write 2 32-bytes (64 bytes)

DMA_DCCRn[SWDH] = 0  // source port width is 32-bit

DMA_DCCRn[DWDH] = 0  // destination port width is 32-bit

DMA_DCCRn[DS] = 4  // transfer data size is 32-byte

DMA_DCCRn[TM] = 4  // transfer mode is single

DMA_DCCRn[RDIL] = 0  // request detection interval length is 0
```

The number of 32-bytes should be calculated from the number of transferred bytes as follows:

The number of words = (The number of bytes + 31) / 32

If the number of transferred bytes is not the multiple of 4, the controller can correctly process endian.

The DMA trigger level is 8 words, that is to say, the DMA read trigger is when data words in MSC\_RXFIFO is >= 8 and the DMA write trigger is when data words in MSC\_TXFIFO is < 8. Software can also configure DMA registers based on requirements, but the above 32-byte transfer data size is most efficient.

With program I/O, the software waits for the MSC\_IREG [RXFIFO\_RD\_REQ] or MSC\_IREG [TXFIFO\_WR\_REQ] interrupts before reading or writing the respective FIFO.

Note:

- 1) The MSC\_CMDAT [DMA\_EN] bit must be set to a 1 to enable communication with the DMA and it must be set to a 0 to enable program I/O.
- DMA can be enabled only after MSC\_CMDAT is written, because MSC\_CMDAT [DATA\_EN] is used to reset TX/RXFIFO.

#### 21.6.3 Start and Stop clock

The software stops the clock as follows:

- 1) Write MSC STRPCL with 0x01 to stop the MMC/SD bus clock.
- 2) Wait until MSC\_STAT[CLK\_EN] becomes zero.

To start the clock the software writes MSC STRPCL with 0x02.



#### 21.6.4 Software Reset

Reset includes the MSC reset and the card reset.

The MSC reset is through MSC\_STRPCL [RESET] bit.

The card reset is to make the card into idle state. CMD0 (GO\_IDLE\_STATE) sets the MMC and SD memory cards into idle state. CMD52 (IO\_RW\_DIRECT, with argument 0x88000C08) reset the SD I/O card. The MMC/SD card are initialized with a default relative card address (RCA = 0x0001 for MMC and RCA = 0x0000 for SD) and with a default driver stage register setting (lowest speed, highest driving current capability).

The following registers must be set before the clock is started:

- Step 1. Stop the clock.
- Step 2. Set MSC\_STRPCL register to 0x08 to reset MSC.
- Step 3. Wait while MSC\_STAT [IS\_RESETTING] is 1.
- Step 4. Set MSC\_CMD with CMD0.
- Step 5. Update the MSC CMDAT register as follows:
- a) Write 0x0000 to MSC\_CMDAT [RESPONSE\_FORMAT]
- b) Clear the MSC\_CMDAT [DATA\_EN] bit.
- c) Clear the MSC\_CMDAT [BUSY] bit.
- d) Clear the MSC\_CMDAT [INIT] bit.
- Step 6. Start the clock.
- Step 7. Start the operation (write MSC STRPCL with 0x04)
- Step 8. Wait for the END\_CMD\_RES interrupt.
- Step 9. Set MSC CMD with CMD52.
- Step 10. Set MSC ARG with 0x88000C08

Step 11. Update the MSC\_CMDAT register as follows:

- a) Write 0x005 to MSC CMDAT [RESPONSE FORMAT]
- b) Clear the MSC\_CMDAT [DATA\_EN] bit.
- c) Clear the MSC CMDAT [BUSY] bit.
- d) Clear the MSC\_CMDAT [INIT] bit.
- Step 12. Start the operation.
- Step 13. Wait for the END CMD RES interrupt.

# 21.6.5 Voltage Validation and Card Registry

At most 10 MMC and 1 SD (either SDMEM or SDIO) can be inserted MMC/SD bus at the same time, and their voltage validation and card registry steps are different, so the software should be programmed as follows:

- Step 7. Check whether SDIO card is inserted.
- Step 8. Check whether SDMEM card is inserted.
- Step 9. Check whether MMC cards are inserted.



#### 21.6.5.1 Check SDIO

The commands are sent as follows:

- Step 8. (Optional) Send CMD52 (IO\_RW\_DIRECT) with argument 0x88000C08 to reset SDIO card.
- Step 9. Send CMD5 (IO SEND OP CMD) to validate voltage.
- Step 10.If the response is correct and the number of IO functions > 0, then continue, else go to check SDMEM.
- Step 11. If C-bit in the response is ready (the initialization has finished), go to 6.
- Step 12. Send CMD5 (IO\_SEND\_OP\_CMD) to validate voltage, then go to 4.
- Step 13.If memory-present-bit in the response is true, then it is a combo card (SDIO + Memory), else it is only a SDIO card.
- Step 14. If it is a combo card, go to check SDMEM to initialize the memory part.
- Step 15.Send CMD3 (SET\_RELATIVE\_ADDR) to let the card publish a RCA. The RCA is returned from the response.
- Step 16. If do not accept the new RCA, go to 8, else record the new RCA.
- Step 17. Go to check MMC, because we can assure that there is no SDMEM card.

#### 21.6.5.2 Check SDMEM

If there is no SDIO card or there is a combo card, continue to check SDMEM.

The commands are sent as follows:

- Step 1. (Optional) Send CMD0 (GO\_IDLE\_STATE) to reset MMC and SDMEM card. This command has no response.
- Step 2. Send CMD55. Here the default RCA 0x0000 is used for CMD55.
- Step 3. If the response is correct (CMD55 has response), then continue, else go to check
- Step 4. Send ACMD41 (SD\_SEND\_OP\_CMD) to validate voltage (the general OCR value is 0x00FF8000).
- Step 5. If the initialization has finished, go to 7. (The response is the OCR register and it includes a status information bit (bit [31]). This status bit is set if the card power up procedure has been finished. As long as the card is busy, the corresponding bit[31] is set to LOW.)
- Step 6. Send CMD55 and ACMD41 to validate voltage, and then go to 5.
- Step 7. Send CMD2 (ALL SEND CID) to get the card CID.
- Step 8. Send CMD3 (SET\_RELATIVE\_ADDR) to let card publish a RCA. The RCA is returned from the response.
- Step 9. If do not accept the new RCA, go to 8, else record the new RCA.
- Step 10. Go to check MMC.

#### 21.6.5.3 Check MMC

Because there may be several MMC card, so some steps (5 ~ 8) should be repeated several times.

The commands are sent as follows:



- Step 3. Send CMD1 (SEND\_OP\_CMD) to validate voltage (the general OCR value is 0x00FF88000).
- Step 4. If the response is correct, then continue, else goto 9.
- Step 5. If the initialization has finished, go to 5. (The response is the OCR register and it includes a status information bit (bit [31]). This status bit is set if the card power up procedure has been finished. As long as the card is busy, the corresponding bit[31] is set to LOW.)
- Step 6. Send CMD1 (SEND\_OP\_CMD) to validate voltage, and then go to 3.
- Step 7. Send CMD2 (ALL\_SEND\_CID) to get the card CID.
- Step 8. If the response timeout occurs, goto 9.
- Step 9. Send CMD3 (SET\_RELATIVE\_ADDR) to assign the card a RCA.
- Step 10. If there are other MMC cards, then go to 5.
- Step 11. Finish.

## 21.6.6 Single Data Block Write

In a single block write command, the following registers must be set before the operation is started:

- Step 4. Set MSC\_NOB register to 0x0001.
- Step 5. Set MSC BLKLEN to the number of bytes per block.
- Step 6. Update the MSC\_CMDAT register as follows:
- a) Write 0x001 to MSC CMDAT [RESPONSE FORMAT]
- b) Write 0x2 to MSC\_CMDAT [BUS\_WIDTH] if the card is SD, else clear it.
- Set the MSC CMDAT [DATA EN] bit.
- d) Set the MSC CMDAT [WRITE READ] bit.
- e) Clear the MSC\_CMDAT [STREAM\_BLOCK] bit.
- f) Clear the MSC CMDAT [BUSY] bit.
- g) Clear the MSC\_CMDAT [INIT] bit.
- Step 7. Start the operation.
- Step 8. Write MSC IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- Step 1. Wait for the MSC\_IREG [END\_CMD\_RES] interrupt.
- Step 2. Wait for the MSC\_IREG [DATA\_TRAN\_DONE] interrupt.

At the same time write data to the MSC\_TXFIFO and continue until all of the data have been written to the FIFO.

- Step 3. Wait for MSC\_IREG [PROG\_DONE] interrupt. This interrupt indicates that the card has finished programming. Certainly software may start another command sequence on a different card.
- Step 4. Read the MSC\_STAT register to verify the status of the transaction (i.e. CRC error status).

To address a different card, the software sends a select command to that card by sending a basic no data command and response transaction. To address the same card, the software must wait for MSC\_IREG [PROG\_DONE] interrupt. This ensures that the card is not in the busy state.



In addition, CMD26 (PROGRAM\_CID), CMD27 (PROGRAM\_CSD), CMD42 (LOCK/UNLOCK), CMD56 (GEN\_CMD: write) and CMD53 (single\_block\_write) operations are similar to single block write.

# 21.6.7 Single Block Read

In a single block read command, the following registers must be set before the operation is started:

- Step 1. Set MSC\_NOB register to 0x0001.
- Step 2. Set MSC BLKLEN register to the number of bytes per block.
- Step 3. Update the following bits in the MSC\_CMDAT register:
- a) Write 0x001 to MSC CMDAT [RESPONSE FORMAT].
- b) Write 0x2 to MSC\_CMDAT [BUS\_WIDTH] if the card is SD, else clear it.
- c) Set the MSC CMDAT [DATA EN] bit.
- d) Clear the MSC CMDAT [WRITE READ] bit.
- e) Clear the MSC\_CMDAT [STREAM\_BLOCK] bit.
- f) Clear the MSC CMDAT [BUSY] bit.
- g) Clear the MSC\_CMDAT [INIT] bit.
- Step 4. Start the operation.
- Step 5. Write MSC IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- Step 1. Wait for the MSC IREG [END CMD RES] interrupt.
- Step 2. Wait for the MSC IREG [DATA TRAN DONE] interrupt.

At the same time read data from the MSC\_RXFIFO as data becomes available in the FIFO, and continue reading until all data is read from the FIFO.

Step 3. Read the MSC\_STAT register to verify the status of the transaction (i.e. CRC error status).

In addition, CMD30 (SEND\_WRITE\_PROT), ACMD13 (SD\_STATUS), CMD56 (GEN\_CMD-read), ACMD51 (SEND\_SCR) and CMD53 (single\_block\_read) are similar to single block read.

# 21.6.8 Multiple Block Write

The multiple block write mode is similar to the single block write mode, except that multiple blocks of data are transferred. Each block is the same length. All the registers are set as they are for the single block write, except that the MSC NOB register is set to the number of blocks to be written.

The multiple block write mode also requires a stop transmission command, CMD12, after the data is transferred to the card. After the MSC\_IREG [DATA\_TRAN\_DONE] interrupt occurs, the software must program the controller register to send a stop data transmission command.

If multiple block write with pre-defined block count (refer to MMC spec v-3.3) is used, CMD12 should not be sent.

For SDIO card, CMD53 (multiple\_block\_write) is also similar, but when IO abort (CMD52) is sent,



MSC CMDAT [IO ABORT] should be 1.

Table 21-7 How to stop multiple block write

Operation	Stop condition	Software processing
Open-ended or SDIO	After write MSC_NOB	1. Wait for DATA_TARN_DONE
infinite	blocks	interrupt
		2. Send CMD12 or CMD52 (IO abort)
		3. Wait for END_CMD_RES and
		PRG_DONE interrupt
Open-ended or SDIO	Stop writing in advance (not	1. Set MSC_STRPCL
infinite	write MSC_NOB blocks)	[EXIT_MULTIPLE]
		2. Wait for DATA_TRAN_DONE
		interrupt
		3. Send CMD12 or CMD52 (IO abort)
		4. Wait for END_CMD_RES and
		PRG_DONE interrupt.
Predefined block or	After writing MSC_NOB	1. Wait for DATA_TRAN_DONE
SDIO finite	blocks	interrupt
Predefined block or	Stop writing in advance (not	Set MSC_STRPCL [EXIT_MULTIPLE]
SDIO finite	write MSC_NOB blocks)	Wait for DATA_TRAN_DONE interrupt
		3. Send CMD12 or CMD52 (IO abort)
		4. Wait for END_CMD_RES and
		PRG_DONE interrupt

## 21.6.9 Multiple Block Read

The multiple blocks read mode is similar to the single block read mode, except that multiple blocks of data are transferred. Each block is the same length. All the registers are set as they are for the single block read, except that the MSC\_NOB register is set to the number of blocks to be read.

The multiple blocks read mode requires a stop transmission command, CMD12, after the data from the card is received. After the MSC\_IREG [DATA\_TRAN\_DONE] interrupt has occurred, the software must program the controller registers to send a stop data transmission command.

If multiple block read with pre-defined block count (refer to MMC spec v-3.3) is used, CMD12 should not be sent.

For SDIO card, CMD53 (multiple\_block\_read) is also similar, but when IO abort (CMD52) is sent, MSC\_CMDAT [IO\_ABORT] should be 1.

Table 21-8 How to stop multiple block read

Operation	Stop condition	Software processing				
Open-ended or SDIO	After reading MSC_NOB	Wait for DATA_TRAN_DONE interrupt				
infinite	blocks	2. Send CMD12 or CMD52 (IO abort)				



		Wait for END_CMD_RES interrupt
Open-ended or SDIO	Stop reading in advance (not	Set MSC_STRPCL [EXIT_MULTIPLE]
infinite	write MSC_NOB blocks)	Wait for DATA_TRAN_DONE interrupt
		<ul> <li>Send CMD12 or CMD52 (IO abort)</li> </ul>
		<ul> <li>Wait for END_CMD_RES interrupt</li> </ul>
Predefined block or	After reading MSC_NOB	Wait for DATA_TRAN_DONE
SDIO finite	blocks	interrupt
Predefined block or	Stop reading in advance (not	Set MSC_STRPCL [EXIT_MULTIPLE]
SDIO finite	write MSC_NOB blocks)	Wait for DATA_TRAN_DONE interrupt
		<ul> <li>Send CMD12 or CMD52 (IO abort)</li> </ul>
		Wait for END_CMD_RES interrupt

## 21.6.10 Stream Write (MMC)

In a stream write command, the following registers must be set before the operation is started:

- > Update MSC CMDAT register as follows:
  - 1) Write 0x001 to the MSC\_CMDAT [RESPONSE\_FORMAT].
  - Clear the MSC\_CMDAT [BUS\_WIDTH] because only MMC support stream write
  - 3) Set the MSC\_CMDAT [DATA\_EN] bit.
  - 4) Set the MSC CMDAT [WRITE READ] bit.
  - 5) Set the MSC\_CMDAT [STREAM\_BLOCK] bit.
  - 6) Clear the MSC CMDAT [BUSY] bit.
  - 7) Clear the MSC\_CMDAT [INIT] bit.
- > Start the operation.
- Write MSC IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- Wait for the MSC\_IREG [END\_CMD\_RES] interrupt.
- Write data to the MSC TXFIFO and continue until all of the data is written to the Data FIFO.
- Stop clock. Wait until MSC\_STAT[CLK\_EN] becomes 0. The clock must be stopped.
- Set the command registers for a stop transaction command (CMD12) and other registers.
- Start the clock and start the operation.
- Wait for the MSC\_IREG [END\_CMD\_ERS] interrupt.
- Wait for the MSC IREG [DATA TRAN DONE] interrupt.
- Wait for the MSC\_IREG [PRG\_DONE] interrupt. This interrupt indicates that the card has finished programming. Certainly software may start another command sequence on a different card.
- Read the MSC\_STAT register to verify the status of the transaction.

To address a different card, the software must send a select command to that card by sending a basic no data command and response transaction. To address the same card, the software must wait for MSC IREG [PRG DONE] interrupt. This ensures that the card is not in the busy state.

If partial blocks are allowed (if CSD parameter WRITE BL PARTIAL is set) the data stream can



start and stop at any address within the card address space, otherwise it shall start and stop only at block boundaries. If WRITE\_BL\_PARTIAL is not set, 16 more stuff bytes need to be written after the useful written data, otherwise only write the useful written data.

## 21.6.11 Stream Read (MMC)

In a stream read command, the following registers must be set before the operation is turned on:

- Update the MSC\_CMDAT register as follows:
  - Write 0x01 to the MSC\_CMDAT [RESPONSE\_FORMAT]
  - o Clear the MSC\_CMDAT [BUS\_WIDTH] because only MMC support stream read.
  - Clear the MSC\_CMDAT [WRITE\_READ] bit.
  - Set the MSC CMDAT [STREAM BLOCK] bit.
  - o Clear the MSC\_CMDAT [BUSY] bit.
  - Clear the MSC CMDAT [INIT] bit.
- Start the operation.
- Write MSC\_IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- Wait for the MSC\_IREG [END\_CMD\_RES] interrupt.
- Read data from the MSC\_RXFIFO and continue until all of the expected data has been read from the FIFO.
- Write MSC\_STRPCL [EXIT\_TRANSER] with 1. If MSC\_STAT[DATA\_FIFO\_FULL] is 1, then
  read MSC\_RXFIFO to make it not full. Because if data FIFO is full, MSC\_CLK is stopped.
  Here, the data FIFO contains useless data.
- Set the command registers for a stop transaction command (CMD12) and send it. There is no need to stop the clock.
- Wait for the MSC IREG [END CMD RES]
- Wait for the MSC IREG [DATA TRAN DONE] interrupt.
- Read the MSC\_STAT register to verify the status of the transaction.

#### 21.6.12 Erase, Select/Deselect and Stop

For CMD7 (SELECT/DESELECT\_CARD), CMD12 (STOP\_TRANSMISSION) and CMD38 (ERASE), the following registers must be set before the operation is started:

- 1. Update the MSC\_CMDAT register as follows:
  - a) Write 0x01 to the MSC\_CMDAT [RESPONSE\_FORMAT]
  - b) Clear the MSC\_CMDAT [DATA\_EN] bit.
  - c) Clear the MSC CMDAT [WRITE READ] bit.
  - d) Clear the MSC\_CMDAT [STREAM\_BLOCK] bit.
  - e) Set the MSC\_CMDAT [BUSY] bit.
  - f) Clear the MSC CMDAT [INIT] bit.
- 2. Start the operation.
- 3. Write MSC IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:



- Wait for the MSC IREG [END CMD RES] interrupt.
- Wait for the MSC\_IREG [PRG\_DONE] interrupt. If CMD12 is sent to terminate data read
  operation, then there is no need to wait for MSC\_IREG [PRG\_DONE] interrupt. This
  interrupt indicates that the card has finished programming. Certainly software may start
  another command sequence on a different card.

## 21.6.13 SDIO Suspend/Resume

The actual suspend/resume steps are as follows:

- 1. During data transfer, send CMD52 to require suspend. BR and RAW flag should be 1.
- 2. If BS flag in the response is 0, then suspend has been accepted and goto 4
- 3. Send CMD52 to guery card status. R flag should be 1. Go to 2.
- 4. Write MSC\_STRPCL [EXIT\_TRANSFER] with 1.
- 5. Wait for the MSC IREG [DATA TRAN DONE] interrupt.
- 6. Read MSC NOB, MSC SNOB and etc, save them into variables.
- 7. Set registers for high priority transfer and start it.
- 8. Wait until high priority transfer is finished.
- 9. Restore registers from variables, but MSC\_NOB should be (MSC\_NOB MSC\_SNOB).
- 10. Send CMD52 to require resume. FSx should be resumed function number.

#### 21.6.14 SDIO ReadWait

The actual ReadWait steps are as follows

- During multiple block read, read MSC\_SNOB. If MSC\_SNOB is nearby or equal to MSC\_NOB, no need to use ReadWait.
- 2. Write MSC STRPCL [START READWAIT] with 1.
- 3. Wait until MSC STAT [IS READWAIT] becomes 1.
- 4. Send CMD52 to query card status.
- 5. Write MSC STRPCL [STOP READWAIT] with 1.

#### 21.6.15 Operation and Interrupt

The software can use polling-status method to operate the MMC/SD card, but this is not the proposed method, because its performance is very low. The proposed method is to use interrupt. Generally there are fixed necessary steps to finish each command. The steps are as follows.

- 1. (Optional) Stop clock. Poll CLK EN.
- 2. Fill the registers (MSC\_CMD, MSC\_CMDAT, MSC\_ARG, MSC\_CLKRT, and etc).
- 3. (Optional) Start clock.
- 4. Start the operation. Wait for the MSC IREG [END CMD RES] interrupt.
- 5. Wait for the MSC IREG [DATA TRAN DONE] interrupt.
- 6. Send STOP\_TRANS (CMD12) or I/O abort (CMD52). Wait for the MSC\_IREG [END CMD ERS] interrupt.
- 7. Wait for the MSC IREG [DATA TRAN DONE] interrupt
- 8. Wait for the MSC IREG [PRG DONE] interrupt.

# Table 21-9 The mapping between Commands and Steps



Index	Abbreviation	1	2	3	4	5	6	7	8	Comments
CMD0	GO_IDLE_STATE	Υ	Υ	Υ	Υ					
CMD1	SEND_OP_COND	Υ	Υ	Υ	Υ					
CMD2	ALL_SEND_CID	Υ	Υ	Υ	Υ					
CMD3	SET_RELATIVE_ADDR	Υ	Υ	Υ	Υ					
CMD4	SET_DSR	Υ	Υ	Υ	Υ					
CMD7	SELECT/DSELECT_CARD	Υ	Υ	Υ	Υ				Υ	
CMD9	SEND_CID	Υ	Υ	Υ	Υ					
CMD10	SEND_CSD	Υ	Υ	Υ	Υ					
CMD11	READ_DAT_UNTIL_STOP	Υ	Υ	Υ	Υ		Υ	Υ		
CMD12	STOP_TRANSMISSION	Υ	Υ	Υ	Υ				Υ	
CMD13	SEND_STATUS	Υ	Υ	Υ	Υ					
CMD15	GO_INACTIVE_STATE	Υ	Υ	Υ	Υ					
CMD16	SET_BLOCKLEN	Υ	Υ	Υ	Υ					
CMD17	READ_SINGLE_BLOCK	Υ	Υ	Υ	Υ	Υ				
CMD18	READ_MULTIPLE_BLOCK	Υ	Υ	Υ	Υ	Υ	Υ			Open-ended
CMD18	READ_MULTIPLE_BLOCK	Υ	Υ	Υ	Υ	Υ				Predefine blocks
CMD20	WRITE_DAT_UNTIL_STOP	Υ	Υ	Υ	Υ		Υ	Υ	Υ	
CMD23	SET_BLOCK_COUNT	Υ	Υ	Υ	Υ					
CMD24	WRITE_SINGLE_BLOCK	Υ	Υ	Υ	Υ	Υ			Υ	
CMD25	WRITE_MULTIPLE_BLOCK	Υ	Υ	Υ	Υ	Υ	Υ		Υ	Open-ended
CMD25	WRITE_MULTIPLE_BLOCK	Υ	Υ	Υ	Υ	Υ			Υ	Predefine blocks
CMD26	PROGRAM_CID	Υ	Υ	Υ	Υ	Υ			Υ	
CMD27	PROGRAM_CSD	Υ	Υ	Υ	Υ	Υ			Υ	
CMD28	SET_WRITE_PROT	Υ	Υ	Υ	Υ				Υ	
CMD29	CLR_WRITE_PROT	Υ	Υ	Υ	Υ				Υ	
CMD30	SEND_WRITE_PROT	Υ	Υ	Υ	Υ	Υ				
CMD32	ERASE_WR_BLOCK_START	Υ	Υ	Υ	Υ					
CMD33	ERASE_WR_BLOCK_END	Υ	Υ	Υ	Υ					
CMD35	ERASE_GROUP_START	Υ	Υ	Υ	Υ					
CMD36	ERASE_GROUP_END	Υ	Υ	Υ	Υ					
CMD38	ERASE	Υ	Υ	Υ	Υ				Υ	
CMD39	FAST_IO	Υ	Υ	Υ	Υ					
CMD40	GO_IRQ_STATE	Υ	Υ	Υ	Υ					
CMD42	LOCK/UNLOCK	Υ	Υ	Υ	Υ	Υ			Υ	
CMD55	APP_CMD	Υ	Υ	Υ	Υ					
CMD56	GEN_CMD	Υ	Υ	Υ	Υ	Υ				Read
CMD56	GEN_CMD	Υ	Υ	Υ	Υ	Υ			Υ	Write
ACMD6	SET_BUS_WIDTH	Υ	Υ	Υ	Υ					
ACMD13	SD_STATUS	Υ	Υ	Υ	Υ	Υ				
ACMD22	SEND_NUM_WR_BLOCKS	Υ	Υ	Υ	Υ					



ACMD23	SET_WR_BLOCK_COUNT	Υ	Υ	Υ	Υ			
ACMD41	SD_SEND_OP_COND	Υ	Υ	Υ	Υ			
ACMD42	SET_CLR_CARD_DETECT	Υ	Υ	Υ	Υ			
ACMD51	SEND_SCR	Υ	Υ	Υ	Υ	Υ		

Note: For stream read/write, STOP\_CMD is sent after finishing data transfer. For write, STOP\_CMD is with the last six bytes. For read, STOP\_CMD is sent after receiving data and card sends some data which MSC ignores.



# 22 I2C Bus Interface

#### 22.1 Overview

The I2C bus was created by the Phillips Corporation and is a serial bus with a two-pin interface. The SDA data pin is used for input and output functions and the SCL clock pin is used to control and reference the I2C bus. The I2C unit allows the processor to serve as a master and slave device that resides on the I2C bus. The I2C unit enables the processor to communicate with I2C peripherals and microcontrollers for system management functions. The I2C bus requires a minimum amount of hardware to relay status and reliability information concerning the processor subsystem to an external device. The I2C unit is a peripheral device that resides on the processor internal bus. Data is transmitted to and received from the I2C bus via a buffered interface. Control and status information is relayed through a set of memory-mapped registers. Refer to *The I2C-Bus Specification* for complete details on I2C bus operation.

The I2C has the following features:

- Supports only single master mode.
- Supports I2C standard-mode and F/S-mode up to 400 kHz.
- I2C receiver and transmitter are double-buffered.
- Supports burst reading or writing of data.
- Supports random writing access of data.
- Supports general call address and START byte format after START condition.
- Independent, programmable serial clock generator.
- Supports slave coping with fast master during data transfers by holding the SCL line on a bit level.
- The number of devices that you can connect to the same I2C-bus is limited only by the maximum bus capacitance of 400pF.

#### 22.2 Pin Description

**Table 22-1 Smart Card Controller Pins Description** 

Name	I/O	Description
SDA	Input/Output	I2C Serial Clock Line signal.
SCL	Input/Output	I2C Serial Data/Address signal.



# 22.3 Register Description

**Table 22-2 I2C Registers Description** 

Name	RW	Reset Value	Address	Access Size
I2CDR	RW	0x??	0x10042000	8
I2CCR	RW	0x00	0x10042004	8
I2CSR	RW	0x04	0x10042008	8
I2CGR	RW	0x0000	0x1004200C	16

# 22.3.1 Data Register (I2CDR)



Bits	Name	Description	RW
7:0	DR	Data port of HW FIFO.	RW

# 22.3.2 Control Register (I2CCCR)



\*Note: STA and STO can only be written with 1.

Bits	Name	Description	RW
7:5	Reserved	These bits always read as 0. Write data to these bits are ignored.	R
4	IEN	I2C interrupt bit. 0 – Disable I2C interrupt. 1 – Enable I2C interrupt.	RW
3	STA	I2C START bit. 0 – START condition will not be sent to I <sup>2</sup> C bus. 1 –	RW
		START condition will be sent to I <sup>2</sup> C bus.	
2	STO	I2C STOP bit. 0 – STOP condition won't be sent to I <sup>2</sup> C bus. 1 – STOP	RW
		condition will be sent to I <sup>2</sup> C bus.	
1	AC	I2C Acknowledge Control Bit. 0 – will be sent to I2C bus as LOW level	RW
		acknowledge signal. 1 – will be sent to I <sup>2</sup> C bus as HIGH level	




		acknowledge signal.	
0	I2CE	Enable of I2C. 0 – I2C module is disabled. 1 – I2C module is enabled.	RW

# 22.3.3 Status Register (I2CSR)



Bits	Name	Description	RW
7:5	Reserved	These bits always read as 0. Write data to these bits are ignored.	R
4	STX	STA/STO Command is On. 0 – STA/STO FIFO buffer is empty. 1 –	R
		STA/STO FIFO buffer is not empty.	
3	BUSY	I2C Bus Busy. 0 – I2C bus is free. 1 – I2C bus is busy.	R
2	TEND	Transmission End Flag. 0 – Byte transmission or acknowledge bit for that	R
		byte has not completed. 1 – The I2C is in transmission idle state.	
1	DRF	Data Register Valid Flag. 0 – Data in I2CDR is invalid. 1 – Data in I2CDR	RW
		is valid.	
0	ACKF	Acknowledge Level Flag. 0 – The acknowledge signal from I <sup>2</sup> C-bus is "0".	R
		1 – The acknowledge signal from I <sup>2</sup> C-bus is "1".	

# 22.3.4 Clock Generator Register (I2CGR)



Bits	Name	Description	RW
15:01	GR	Sets the frequency of serial clock. The serial clocks frequency is	RW
		calculated as follows:	
		[Value of I2CGR] = [Frequency of Device_clock] / ( 16 * [SCL clock	
		rate] ) – 1	

**Note:** To make the I2C operate normally, frequency of PCLK (APB-bus clock) should not lower than transfer 2 \* [byte rate].



# 22.4 I<sup>2</sup>C-Bus Protocol

#### 22.4.1 Bit Transfer

Due to the variety of different technology devices (CMOS, NMOS, bipolar) which can be connected to the I<sup>2</sup>C-bus, the levels of the logical '0' (LOW) and '1' (HIGH) are not fixed and depend on the associated level of VDD. One clock pulse is generated for each data bit transferred.

## 22.4.2 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW states of the data line can only change when the clock signal on the SCL line is LOW.

#### 22.4.3 START and STOP Conditions

A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.

## 22.4.4 Byte Format

- 3. Every byte put on the SDA line must be 8-bits width
- 4. The number of bytes that can be transmitted/received per transfer is unrestricted.
- 5. Each byte has to be followed by an acknowledge (ack/nack) bit.
- 6. Data is transferred with the most significant bit (MSB) first.
- 7. Data transfer with an acknowledge signal (acknowledge or not-acknowledge) is obligatory.
- 8. The acknowledge\_ related clock pulse is generated by the master.
- The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse.
- 10. Slave can hold the SCL line LOW during the SCL in LOW level at any bit to force the master to proceed a lower speed of transfer.






Figure 22-1 I2C-bus Protocol




Figure 22-2 I<sup>2</sup>C-bus Protocol (cont.)

# Notes:

- 1. Sr means repeated START condition. P means STOP condition.
- 2. In Fig (a), if the master does not generate Sr or P, the next data byte follows the ack.
- 3. In Fig (b), nack is received, the master generates Sr or P and the transfer terminates.



#### 22.4.5 Data Transfer Format

#### 22.4.5.1 First Byte

The first byte is a term indicates the address byte after START condition.

#### 1) Normal 7-bit Address:

After the START condition, the addressing procedure for the I<sup>2</sup>C-bus is such that the first byte usually determines which slave will been selected by the master.

The first seven bits of the first byte make up the slave address. The eighth bit is the LSB (least significant bit). It determines the direction of the message. A 'zero' in the least significant position of the first byte means that the master will write information to a selected slave. A 'one' in this position means that the master will read information from the slave.

When an address is sent, each device in a system compares the first seven bits after the START condition with its address. If they match, the device considers itself addressed by the master as a slave-receiver or slave-transmitter, depending on the R/W bit.

A slave address can be made-up of a fixed and a programmable part. Since it's likely that there will be several identical devices in a system, the programmable part of the slave address enables the maximum possible number of such devices to be connected to the I<sup>2</sup>C-bus. The number of programmable address bits of a device depends on the number of pins available. For example, if a device has 4 fixed and 3 programmable address bits, a total of 8 identical devices can be connected to the same bus.




Figure 22-3 Normal 7 Bit Address after START Condition

#### 2) General Call Address:

Address byte with all bits are "0" is defined as "general call address". When this address is used, all devices should, in theory, respond with an acknowledge. However, if a device doesn't need any of the data supplied within the general call structure, it can ignore this address by not issuing an acknowledgment. If a device does require data from a general call address, it will acknowledge this address and behave as a slave- receiver. The second and following bytes will be acknowledged by



every slave-receiver capable of handling this data. A slave that cannot process one of these bytes must ignore it by not-acknowledging.

The second byte of the general call address then defines the action to be taken.




Figure 22-4 General Call Address after START Condition

3) START Byte Address:

START Byte:

After the START condition S has been transmitted by the master, data transfer can be preceded by a start procedure which is much longer than normal. The start procedure consists of:

- 1. A START condition (S)
- 2. A START byte (00000001)
- An acknowledge clock pulse (ACK)\*
- 4. A repeated START condition (Sr)

**Note:** An acknowledge-related clock pulse is generated after the START byte. This is present only to conform to the byte handling format used on the bus. No device is allowed to acknowledge the START byte.

When the START byte (00000001) is transmitted, another microcontroller (the slave) can therefore sample the SDA line at a low sampling rate (also determined by the I2CGR) until one of the seven zeros in the START byte is detected. After detection of this LOW level on the SDA line, the microcontroller can switch to a higher sampling rate to find the repeated START condition Sr which is then used for synchronization.




Figure 22-5 START Byte after START Condition



#### 22.4.5.2 Transfer Format

A data transfer is always terminated by a STOP condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.

#### Possible data transfer formats are:

- Master-transmitter transmits to slave-receiver. The transfer direction is not changed.
- Master reads slave immediately after first byte. At the moment of the first acknowledge, the
  master-transmitter becomes a master- receiver and the slave-receiver becomes a
  slave-transmitter.
- 5. This first acknowledge is still generated by the slave. The STOP condition is generated by the master, which has previously sent a not-acknowledge.

#### Notes:

- 3. Combined formats can be used, for example, to control a serial memory. During the first data byte, the internal memory location has to be written. After the START condition and slave address is repeated, data can be transferred.
- 4. All decisions on auto-increment or decrement of previously accessed memory locations etc. are taken by the designer of the device.
- 5. Each byte is followed by an acknowledgment bit as indicated by the 'A 'or '!A ' blocks in the sequence.




Figure 22-6 A Master-Transmitter Addresses a Slave Receiver with a 7-Bit Address






Figure 22-7 A Master Reads the Slave Immediately after the First Byte (Master-Receiver)



# 22.5 I2C Operation

### 22.5.1 I2C Initialization

Before transmitting and receiving data, set the I2CE bit in I2CCR to 1 to enable I2C operation and set I2CGR for proper serial clock frequency. Set the I2CE bit to 0 after transmitting or receiving data for low power dissipation.




Figure 22-8 I2C Initialization

**Note:** This step is selectable.



# 22.5.2 Write Operation

Following figure illustrates the flow of a write operation.




Figure 22-9 I2C Write Operation Flowchart



# 22.5.3 Read Operation

Following figure illustrates the flow of read operation.




Figure 22-10 I2C Read Operation Flowchart






Figure 22-11 Read Operation Flowchart (cont.)



# 23 Synchronous Serial Interface

#### 23.1 Overview

The SSI is a full-duplex synchronous serial interface and can connect to a variety of external analog-to-digital (A/D) converters, audio and telecom codecs, and other devices that use serial protocols for transferring data. The SSI supports National's Microwire, Texas Instruments Synchronous Serial Protocol (SSP), and Motorola's Serial Peripheral Interface (SPI) protocol.

The SSI operates in master mode (the attached peripheral functions as a slave) and supports serial bit rates from 7.2 KHz to 54 MHz. Serial data formats may range from 2 to 17 bits in length. The SSI provides 128 entries deep x 17 bits wide transmit and receive data FIFOs.

The FIFOs may be loaded or emptied by the Central Processor Unit (CPU) using programmed I/O, or DMA transfers while receiving or transmitting.

#### Features:

- 3 protocols support: National's Microwire, TI's SSP, and Motorola's SPI
- Full-duplex or transmit-only or receive-only operation
- Programmable transfer order: MSB first or LSB first
- 128 entries deep x 17 bits wide transmit and receive data FIFOs
- Configurable normal transfer mode or Interval transfer mode
- Programmable clock phase and polarity for Motorola's SSI format
- Two slave select signal (SSI\_CE\_ / SSI\_CE2\_) supporting up to 2 slave devices
- Back-to-back character transmission/reception mode
- Loop back mode for testing



# 23.2 Pin Description

**Table 23-1 Micro Printer Controller Pins Description** 

Name	I/O	Description
SSI_CLK	Output	Serial bit-rate clock
SSI_CE_	Output	First slave select enable
SSI_CE2_	Output	Second slave select enable
SSI_GPC	Output	General purpose control signal to external chip
SSI_DT	Output	Transmit data (serial data out)
SSI_DR	Input	Receive data (serial data in)

SSI\_CLK is the bit-rate clock driven from the SSI to the peripheral. SSI\_CLK is toggled only when data is actively being transmitted and received.

SSI\_CE\_ or SSI\_CE2\_ are the framing signal, indicating the beginning and the end of a serialized data word.

SSI\_DT and SSI\_DR are the Transmit and Receive serial data lines.

SSI\_GPC is general-purpose control signal, synchronized with SSI\_CLK, can be used for LCD control.



# 23.3 Register Description

The SSI has seven registers: one data, two control, one status, one bit-rate control, and two interval control registers. The table lists these registers.

**Table 23-2 SSI Serial Port Registers** 

Name	RW	Reset Value	Address	Access Size
SSIDR	RW	0x??	0x10043000	32
SSICR0	RW	0x0000	0x10043004	16
SSICR1	RW	0x00087860	0x10043008	32
SSISR	RW	0x00000098	0x1004300C	32
SSIITR	RW	0x0000	0x10043010	16
SSIICR	RW	0x00	0x10043014	8
SSIGR	RW	0x0000	0x10043018	16

Note: There two SSI controller. SSI0 whose base address is 0x100430xx and SSI1 whose base address is 0x100450xx.

# 23.3.1 SSI Data Register (SSIDR)


	SSI	IDR																											0x	100	430	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Res	ser\	/ed							GPC/D16					7	ran	smi	t/R	ece	ive	Dat	а				
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW
31:17	Reserved		R
16	GPC/D16	This bit can be used as normal data bus bit 16 or GPC bit alternatively.	RW
		When it is used as normal data bus bit, it's readable / writable; when	
		SSI_GPC is used, it is GPC bit for SSI_GPC pin output and it's write-only	
15:0	Transmit/	Data word to be written to/read from Transmit/Receive FIFO.	RW
	Receive	When the transfer frame length is less than 17-bit, received data is	
	Data	automatically right justified in the receive-FIFO and the upper unused bits	
		are filled with '0'. For transmission, the upper unused bits of the data	
		written into SSIDR is ignored by the transmit logic. (Note: "upper unused	
		bits" does not include the SSIDR.GPC bit.	
		National microwire format includes format 1 and format2, when national	
		microwire format 2 is selected, Bit 16 of SSIDR is defined as read/write	



operation judge bit, if it is 0, bit 15~0 represent one read command; if it is	
1, bit 15~0 represent one write command and following is the written	
data. So the maximum length of one command (is defined in MCOM) is	
16, the maximum length of one written or read data (is defined in FLEN)	
can be 17.	
Transmit-FIFO only contain one read operation command once, or one	
write operation command and its data once, after transmit-FIFO is empty,	
next command can be filled in transmit-FIFO.	

# 23.3.2 SSI Control Register0 (SSICR0)



Bits	Name	Description	RW
15	SSIE	This bit is used to enable/disable SSI module: 0 – disable; 1 – enable	RW
		Clearing SSIE will not reset SSI FIFO, SSICR0, SSICR1, SSIGR, SSIITR	
		and SSIICR automatically. Software should ensure the FIFOs/registers are	
		properly configured and be flush/reset manually when necessary before	
		enabling SSI.	
14	TIE	This bit enables/disables the transmit-FIFO half-empty interrupt TXI:	RW
		0 – disable; 1 – enable	
13	RIE	This bit enables/disables the receive-FIFO half-full interrupt RXI:	RW
		0 – disable; 1 – enable	
12	TEIE	This bit enables/disables the transmit-error interrupt TEI:	RW
		0 – disable; 1 – enable	
11	REIE	This bit enables/disables the receive-error interrupt REI:	RW
		0 – disable; 1 – enable	
10	LOOP	Used for test purpose. In loop mode, the output of SSI transmit shift register	RW
		is connected to input of SSI receive shift register internally. The data	
		received should be the same as the data transmitted. And do not output	
		any valid signals on the pins.	
		0 – normal SSI mode; 1 – LOOP mode	



9	RFINE	This bit enables/disables	The receiv	e finish co	ndition list below:	RW				
		receive finish control	RFINE	RFINC	Receive Finish					
		function:			Condition					
		0 – disable; 1 – enable.	0	х	Same as transmit					
		For SSICR1.FMAT = B'10			completion condition					
		(National Microwire			(transmit-fifo is empty					
		format 1 is selected),			and SSICR1.UNFIN =					
		SSICR0.RFINE must be 0			0)					
8	RFINC*	Receive finish control bit:	1	0	Receive continue	RW				
		0 – receive continue;	1	1	Receive finish					
		1 – receive finished			_					
7	EACLRU	<ol> <li>don't auto clear</li> </ol>	under flag,	software o	clear under	RW				
	N	2. – software auto o	clear under	flag when	fifo don't empty					
6	FSEL	This bit sets the frame signal	al to be use	d for slave	select. The unselected	RW				
		frame signal always output	invalid leve	l.						
		0 – SSI_CE_ is selected;								
		1 – SSI_CE2_ is selected.								
5:4	Reserved					R				
3	TFMODE	0 – new fifo empty mode				RW				
		1 – old fifo empty mode								
2	TFLUSH	Flush the transmit FIFO wh	en set to 1.	Always re	turn 0 when read.	RW				
1	RFLUSH	Flush the receive FIFO who	en set to 1.	Always ret	urn 0 when read.	RW				
0	DISREV	This bit enables/disables re	nis bit enables/disables receive function: 0 – enable; 1 – disable							

**Note:** \*: 1) When transmitting finished or for receive-only operation, transmit function can be disabled and this bit is used to control receiving completion, and the SSI will consume less power.

2) When the finish condition is set, the receiving will complete after present character is completely shifted in, then the SSI will stop the SSI\_CLK and negate the SSI\_CE\_ / SSI\_CE2\_ if necessary. To make sure present transfer is completed, user must read and get SSISR.END = 1 (or SSISR.BUSY = 0).

# 23.3.3 SSI Control Register1 (SSICR1)

	SSICR1													0x	0x10043008																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FRMHI		TEVCK	100	TCI	ΚFI	LFST	ITFRM	UNFIN		FM	AT		TTI	RG			MC	ОМ		F	RTR	G			FLI	EN				PHA	POL
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	0	0	0	0	0



Bits	Name		Description		RW
31:30	FRMHL	Frame valid leve	I select, FRMHL [1: 0] correspond to SSI	_CE2_ and	RW
		SSI_CE_ respec	tively.		
		FRMHL[1:0]	Description		
		00	SSI_CE_ is low level valid and	Initial value	
			SSI_CE2_ is low level valid		
		01	SSI_CE_ is high level valid and		
			SSI_CE2_ is low level valid		
		10	SSI_CE_ is low level valid and		
			SSI_CE2_ is high level valid		
		11	SSI_CE_ is high level valid and		
			SSI_CE2_ is high level valid		
29:28	TFVCK	Time from frame	valid to clock start, that provide program	mable time	RW
		delay from frame	e (SSI_CE_ /SSI_CE2_) assert edge to S	SI_CLK leading	
		edge. When TFV	/CK = B'00, the time is fixed half SSI_CL	K or one	
			according to SSICR1.POL and SSICR1.F		
		configuration.	· ·		
			AT = B'01, SSICR1.TFVCK is ignored.		
		TFVCK[1:0]	Description		
		00	Ignore (default half or one SSI_CLK	Initial value	
			cycle delay time)		
		01	1 more SSI_CLK cycle delay time is		
			added		
		10	2 more SSI_CLK cycle delay time is		
			added		
		11	3 more SSI CLK cycle delay time is		
			added		
27:26	TCKFI	Time from clock	stop to frame invalid, provide programma	able time delay	RW
0			ist edge to frame (SSI_CE_ /SSI_CE2_)	,	
		_	3'00, the time is fixed one SSI CLK or half	-	
			CR1.POL and SSICR1.PHA configuratio	_ ,	
			AT = B'01, SSICR1.TFVCK is ignored.		
		TCKFI[1:0]	Description		
		00	Ignore (default half or one SSI_CLK	Initial value	
			cycle delay time)		
		01	1 more SSI_CLK cycle delay time is		
			added		
		10	2 more SSI_CLK cycle delay time is		
			added		
		11	3 more SSI_CLK cycle delay time is	+	
			added		
	LFST	0.11.100.5.1	or MSB first when transfer: 0 – MSB first;	4 100 5	RW



	1	I			1
24	ITFRM	is negated or not B'00 and SSIITR 0 – SSI_CE_ /SS	erval, selects if the Frame (SSI_CE_/SS during interval time at Interval Mode (SS .IVLTM ≠ H'0000). It's ignored at Normal SI_CE2_ deassert during interval time at I SI_CE2_ keeps asserted during interval ti	Mode. Interval Mode	RW
		Mode			
23	UNFIN	filling (underrun h transfer. This bit SSP format). 0 – Transmit-FIF	whether the SSI finishes transmission or nappen) after all data in transmit-FIFO are must be cleared to 0 when SSICR1.FMA  O empty means end of transmission; I didn't finish when transmit-FIFO is empty	sent out during T = B'01 (TI's	RW
		error would occu	r and SSI waits for data filling; SSI_CLK	and SSI_CE_	
		/SSI_CE2_ keep	s asserted, SSI_CLK stop at the current	level.	
		SSICR1.UNFIN = isn't empty then s	nit-FIFO empty before any transfer after S = 1 or SSICR0.RFINE = 0, SSI will wait ti start to transfer and no underrun error wil = 0 and SSICR0.RFINE = 1, after transmitart a receive-only transfer.	II transmit-FIFO Il occur; if	
22	Reserved	empty, SSI will S	tart a receive-only transfer.		R
21:20	FMAT	These hits set the	e operating transfer format.		RW
21.20	1 101/-31	FMAT[1:0]	Description		1 1 1 1
		00	Motorola's SPI format	Initial value	
		01	TI's SSP format		
		10	National Microwire 1 format		
		11	National Micowire 2 format		
19:16	TTRG		e the transmit-FIFO half-empty thresholds characters left in transmit-FIFO, the Sor equal to 1		RW
		n: less than or ed	qual to nx8		
15:12	MCOM	When SSICR1.F	MAT = B'10 or B'11 (National Microwire t	format 1 or 2 is	RW
		· ·	decides the length of command from 1-b		
			or read data is defined in FLEN. For SSI	CR1.FMAT ≠	
		B'10 or B'11, this	T T	T	
		MCOM[1:0]	Description		
		0000	1-bit command selected		
		0001	2-bit command selected		
		0010	3-bit command selected		
		0011	4-bit command selected		
		0100	5-bit command selected		



	<u> </u>	0101	6 hit command coloated		
		1	6-bit command selected		
		0110	7-bit command selected		
		0111	8-bit command selected	Initial value	
		1000	9-bit command selected		
		1001	10-bit command selected		
		1010	11-bit command selected		
		1011	12-bit command selected		
		1100	13-bit command selected		
		1101	14-bit command selected		
		1110	15-bit command selected		
		1111	16-bit command selected		
11:8	RTRG	These bits define	e the receive-FIFO half-full threshold val	ue, which when	RW
	(SSI1)	equal or more ch	naracters received in receive-FIFO, the S	SISR.RFHF will	
		be set to '1'.			
		0000: more than	or equal to 1		
		n: more than or e	equal to nx8		
9:8	RTRG	These bits define	e the receive-FIFO half-full threshold valu	ue, which when	RW
	(SSI0)	equal or more ch	naracters received in receive-FIFO, the S	SISR.RFHF will	
		be set to "1".			
		RTRG[1:0]	Description		
		00	more than or equal to 1	Initial value	
		01	more than or equal to 4		
		10	more than or equal to 8		
		11	more than or equal to 14		
7:4	FLEN	These bits set th	e bit length of every character to be trans	mitted/received.	RW
		The maximum d	ata length can be configured is 17 bits. F	or data length	
		longer than 17 bi	its (multiples of the SSICR1.FLEN configu	ured length), the	
			ensure properly processing. When SSI_G		
		the FLEN should	In't be configured as B'1111 (17-bit data)	. When TI SSP	
		mode is selected	I (FMAT = 2'b01), 2-bit data length (FLEN	= 4'b0000) isn't	
		supported.			
		MCOM[1:0]	Description		
		0000	2-bit data		
		0001	3-bit data		
		0010	4-bit data		
		0011	5-bit data		
		0100	6-bit data		
		0101	7-bit data		
		0110	8-bit data	Initial value	
		0111	9-bit data		
		1000	I 10-bit data		
		1000	10-bit data 11-bit data		



		1010	12-bit data								
		1011	13-bit data								
		1100	14-bit data								
		1101	15-bit data								
		1110	16-bit data								
		1111	17-bit data								
3:2	Reserved				R						
1	PHA	This bit sets the p	phase of the SSI_CLK from the beginning	of a data frame	RW						
		for Motorola's SF	or Motorola's SPI format (SSICR1.FMAT = B'00).								
		0 – The leading 6	0 – The leading edge of SSI_CLK is used to sample data from SSI_DR								
		after the SSI_CE	after the SSI_CE_ /SSI_CE2_ goes valid, it is initial value;								
		1 – The leading e	edge of SSI_CLK is used to drive data on	to SSI_DT after							
		the SSI_CE_/SS	SI_CE2_ goes valid.								
0	POL	This bit sets SSI	_CLK's idle state polarity for Motorola's S	PI format	RW						
		(SSICR1.FMAT :	= B'00).								
		0 – SSI_CLK kee	eps low level when idle, when SSI_CE_/S	SSI_CE2_ goes							
		valid the leading	alid the leading clock edge is a rising edge, it is initial value;								
		1 – SSI_CLK kee	eps high level when idle, when SSI_CE	/SSI_CE2_							
		goes valid the lea	goes valid the leading clock edge is a falling edge.								

# 23.3.4 SSI Status Register1 (SSISR)

	SSISR							0x1004300C			0C																					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											TF	IFO	)-NU	JM					RF	IFC	)-Nl	JM			END	BUSY	TFF	RFE	TFHE	RFHF	UNDR	OVER
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	0	0


Bits	Name	Description	RW
31:24	Reserved		R
23:16	TFIFO-NUM	These bits indicate the Characters Number in Transmit-FIFO.	R
15:8	RFIFO-NUM	These bits indicate the Characters Number in Transmit-FIFO.	R
7	END	This bit indicates transfer end status. It is the inverse of SSISR.BUSY	R
		when transfer is in process, but it'll keep cleared at interval time	
		before transfer is completed. It'll be set when transfer finished.	
6	BUSY	This bit indicates SSI's working status.	R
		0 – SSI is idle or at interval time; 1 – Transmission and/or reception is	
		in process.	
5	TFF	This bit denotes transmit-FIFO is full or not.	R
		0 – Transmit-FIFO is not full; 1 – Transmit-FIFO is full.	



4	RFE	This bit denotes receive-FIFO is empty or not.	R
		0 – Receive-FIFO is not empty; 1 – Receive-FIFO is empty.	
3	TFHE	This bit denotes whether the characters number in transmit-FIFO	R
		being less or equal to SSICR1.TTRG.	
		0 – The data in transmit-FIFO is more than the condition set by	
		SSICR1.TTRG;	
		1 – The data in transmit-FIFO meets the condition set by	
		SSICR1.TTRG, If SSICR0.TIE = 1, it will generate SSI TXI interrupt.	
2	RFHF	This bit denotes whether the characters number in receive-FIFO	R
		being more or equal to the number set by SSICR1.RTRG.	
		0 – The data in receive-FIFO is less than the condition set by	
		SSICR1.RTRG	
		1 – The data in receive-FIFO meets the condition set by	
		SSICR1.RTRG, If SSICR0.RIE = 1, it will generate SSI RXI interrupt.	
1	UNDR	Transmit-FIFO underrun status. When underrun happens, SSI set this	RW
		bit and keeps the current status of SSI_CLK and SSI_CE_/SSI_CE2_,	
		waiting for transmit-FIFO filling.	
		0 – Underrun has not occurred;	
		1 – Underrun has occurred, when SSICR0.TEIE is set, it will generate	
		SSI TEI interrupt. Write '0' to clear this bit, writing '1' has no effect.	
0	OVER	Receive-FIFO overrun status, new received data will lose.	RW
		0 – Overrun has not occurred;	
		1 – Overrun has occurred, When SSICR0.REIE is set, it will generate	
		SSI REI interrupt. Write '0' to clear this bit, writing '1' has no effect.	




# 23.3.5 SSI Interval Time Control Register (SSIITR)



Bits	Name	Description	RW
15	CNTCLK	Counting clock source select.	RW
		0 – Use SSI bit clock (SSI_CLK) as the interval counter clock source;	
		1 – Use 32K clock as the interval counter clock source.	
14:0	IVLTM	Interval time set, set the cycle number of counting clock source for	RW
		desired interval time. When SSIITR.IVLTM = 0x0000, normal mode is	
		selected, and SSIITR.CNTCLK and SSIICR are ignored. When	
		SSIITR.IVLTM ≠ 0x0000, interval mode is selected. The interval time is	
		calculated as follows:	
		Interval time ≈ [CNTCLK clock period] * [Value of IVLTM]	
		The actual interval time is as follow:	
		When SSIITR.CNTCLK = 0:	
		Interval time = [CNTCLK clock period] * [Value of IVLTM] + 3 *	
		device_clock period	
		When SSIITR.CNTCLK = 1:	
		Interval time ≥ [CNTCLK clock period] * [Value of IVLTM + 1] + 1 *	
		device_clock period;	
		Interval time ≤ [CNTCLK clock period] * [Value of IVLTM + 2] + 2 *	
		device_clock period	




# 23.3.6 SSI Interval Character-per-frame Control Register (SSIICR)



Bits	Name	Description	RW
7:3	Reserved		R
2:0	ICC	Sets the fixed number of characters to be transmitted / received each	RW
		time during SSI_CLK changing (and SSI_CE_ / SSI_CE2_ asserting) in	
		interval mode for SSICR1.FMAT = B'00 (Motorola's SPI format is	
		selected). SSIICR is ignored for SSICR1.FMAT ≠ B'00.	
		The desired transfer number of characters-per-frame is (SSIICR set	
		value + 1).	

# 23.3.7 SSI Clock Generator Register (SSIGR)



Bits	Name	Description	RW
15:8	Reserved		R
7:0	CGV	Sets the frequency of serial bit clock (SSI_CLK). The serial bit clock	RW
		(SSI_CLK) is generated by dividing device-clock as follows:	
		F <sub>SSI_CLK</sub> = [Frequency of device clock] / (2 * (CGV + 1))	
		Device clock is generated in CPM module. The value in SSIGR can be	
		set from 0 to 255, and initialized to 0x0000 on power-on reset.	



# 23.4 Functional Description

Serial data is transferred between the processor and external peripheral through FIFO buffers in the SSI. Data transfers to system memory are handled by either the CPU (using programmed I/O) or by DMA. Operation is full duplex - separate buffers and serial data paths permit simultaneous transfers to and from the external peripheral.

Programmed I/O transmits and receives data directly between the CPU and the transmit/receive FIFO's. The DMA controller transfers data during transmit and receive operations between memory and the FIFO's.

Transmit data is written by the CPU or DMA to the SSI's transmit FIFO. The SSI then takes the data from the FIFO, serializes it, and transmits it via the SSI\_DT signal to the peripheral. Data from the peripheral is received via the SSI\_DR signal, converted to parallel words and is stored in the Receive FIFO. Read operations automatically target the receive FIFO, while write operations write data to the transmit FIFO. Both the transmit and receive FIFO buffers are 128 entries deep by 17 bits wide. As the received data fills the receive FIFO, a programmable threshold triggers an interrupt to the Interrupt Controller. If enabled, an interrupt service routine responds by identifying the source of the interrupt and then performs one or several read operations from the inbound (receive) FIFO buffer.



#### 23.5 Data Formats

Four signals are used to transfer data between the processor and external peripheral. The SSI supports three formats: Motorola SPI, Texas Instruments SSP, and National Microwire. Although they have the same basic structure the three formats have significant differences, as described below.

SSI\_CE\_/SSI\_CE2\_ varies for each protocol as follows:

- For SPI and Microwire formats, SSI\_CE\_/SSI\_CE2\_ functions as a chip select to enable the external device (target of the transfer), and is held active-low during the data transfer.
- For SSP format, this signal is pulsed high for one serial bit-clock period at the start of each frame.

SSI CLK varies for each protocol as follows:

- For Microwire, both transmit and receive data sources switch data on the falling edge of SSI\_CLK, and sample incoming data on the rising edge.
- For SSP, transmit and receive data sources switch data on the rising edge of SSI\_CLK, and sample incoming data on the falling edge.
- For SPI, the user has the choice of which edge of SSI\_CLK to use for switching outgoing data, and for sampling incoming data. In addition, the user can move the phase of SSI\_CLK, shifting its active state one-half period earlier or later at the start and end of a frame.

While SSP and SPI are full-duplex protocols, Microwire uses a half-duplex master-slave messaging protocol. At the start of a frame, a 1 or 2-byte control message is transmitted from the controller to the peripheral. The peripheral does not send any data. The peripheral interprets the message and, if it is a READ request, responds with requested data, one clock after the last bit of the requesting message.

The serial clock (SSI\_CLK) only toggles during an active frame. At other times it is held in an inactive or idle state, as defined by its specified protocol.

#### 23.5.1 Motorola's SPI Format Details

#### 23.5.1.1 General Single Transfer Formats

The figures below show the timing of general single transfer format.






Figure 23-1 SPI Single Character Transfer Format (PHA = 0)




Figure 23-2 SPI Single Character Transfer Format (PHA = 1)

For SSICR1.PHA = 0, when SSICR1.TFVCK = B'00, hardware ensures the first clock edge appears one SSI\_CLK period after SSI\_CE\_ / SSI\_CE2\_ goes valid; when SSICR1.TCKFI = B'00, hardware ensures the SSI\_CE\_ / SSI\_CE2\_ negated half SSI\_CLK period after last clock change edge; when SSICR1.TFVCK  $\neq$  B'00 or SSICR1.TCKFI  $\neq$  B'00, 1/2/3 more clock cycles are inserted.

For SSICR1.PHA = 1, when SSICR1.TFVCK = B'00, hardware ensures the first clock edge appears half SSI\_CLK period after SSI\_CE\_ / SSI\_CE2\_ goes valid; when SSICR1.TCKFI = B'00, hardware ensures the SSI\_CE\_ / SSI\_CE2\_ negated one SSI\_CLK period after last clock change edge; when SSICR1.TFVCK  $\neq$  B'00 or SSICR1.TCKFI  $\neq$  B'00, 1/2/3 more clock cycles are inserted.



Data is sampled from SSI\_DR at every rising edge (when PHA = 0, POL = 0 or PHA = 1, POL = 1) or at every falling edge (when PHA = 0, POL = 1 or PHA = 1, POL = 0). According to SPI protocol, input data on SSI\_DR should be stable at every sample clock edge.

Drive data onto SSI\_DT at every rising edge (when PHA = 0, POL = 1 or PHA = 1, POL = 0) or at every falling edge (when PHA = 0, POL = 0 or PHA = 1, POL = 1).

#### 23.5.1.2 Back-to-Back Transfer Formats




Figure 23-3 SPI Back-to-Back Transfer Format

For Motorola's SPI format transfers those continuous characters are exchanged during SSI\_CE\_ / SSI\_CE2\_ being valid, the timing is illustrated in the figure (SSICR1.LFST = 0).

Back-to-back transfer is performed as transmit-only/full-duplex operation when transmit-FIFO is not empty before the completion of the last character's transfer or performed as receive-only operation.



#### 23.5.1.3 Frame Interval Mode Transfer Format

When in interval mode (SSIITR. IVLTM  $\neq$  '0'), SSI always wait for an interval time (SSIITR.IVLTM), transfer fixed number of characters (SSIICR), then repeats the operation.

When SSICR0.RFINE = 1, if transmit-FIFO is still empty after the interval time, receive-only transfer will occur.

During interval-wait time, SSI stops SSI\_CLK, and when SSICR1.ITFRM = 0 it negates the SSI\_CE\_ / SSI\_CE2\_, when SSICR1.ITFRM = 1 it keeps asserting the SSI\_CE\_ / SSI\_CE2\_.

For transfers finished with transmit-FIFO empty, if the SSI transmit-FIFO is empty before fixed number of characters being loaded to transfer (SSICR1.UNFIN must be 1), then the SSI will set SSISR.UNDR = 1; if enabled, it'll send out a SSI underrun interrupt. At the same time, SSI will hold the SSI\_CE\_ / SSI\_CE2\_ and SSI\_CLK signals at current status and wait for the transmit-FIFO filling. The SSI will continue transfer after transmit-FIFO being filled. The SSI always stops after completion of fixed number of characters' transfer (SSICR1.UNFIN must be 0) with transmit-FIFO empty.

For transfers finished by SSICR0.RFINC being valid set, the SSI will stop after finished current character transfer and needn't wait for a whole completion of fixed number of characters' transfer.

Two Interval transfer mode are illustrated in the following figures. In these timing diagram, SSICR1.PHA = 0, SSICR1.POL = 0 and SSIICR = 0.




Figure 23-4 SPI Frame Interval Mode Transfer Format (ITFRM = 0, LFST = 0)






Figure 23-5 SPI Frame Interval Mode Transfer Format (ITFRM = 1, LFST = 1)

### 23.5.2 TI's SSP Format Details

In this format, each transfer begins with SSI\_CE\_ pulsed high for one SSI\_CLK period. Then both master and slave drive data at SSI\_CLK's rising edge and sample data at the falling edge. Data are transferred with MSB first or LSB first. At the end of the transfer, SSI\_DT retains the value of the last bit sent through the next idle period.




Figure 23-6 TI's SSP Single Transfer Format




Figure 23-7 TI's SSP Back-to-back Transfer Format

#### 23.5.3 National Microwire Format Details

It supports format 1 and format 2. If format 1 is selected, both master and slave drive data at SSI\_CLK falling edge and sample data at the rising edge. If format 2 is selected, master drive and sample data at SSI\_CLK falling edge, slave drive and sample data at SSI\_CLK rising edge. SSI\_CLK goes high midway through the command's most significant bit (or LSB) and continues to toggle at the bit rate. One bit clock (format 1) or half one bit clock (format 2) period after the last command bit, the external slave must return the serial data requested, with most significant bit first (or LSB first) on SSI\_DR. SSI\_CE\_ / SSI\_CE2 deasserts high half clock (SSI\_CLK) period (and 1/2/3 additional clock periods) later. Format 1 support back-to-back transfer, the start and end of back-to-back transfers are similar to those of a single transfer. However, SSI\_CE\_ / SSI\_CE2 remains asserted throughout the transfer. The end of a character data on SSI\_DR is immediately followed by the start of the next command byte on SSI\_DT.




Figure 23-8 National Microwire Format 1 Single Transfer






Figure 23-9 National Microwire Format 1 Back-to-back Transfer




Figure 23-10 National Microwire Format 2 Read Timing




Figure 23-11 National Microwire Format 2 Write Timing

# 23.6 Interrupt Operation



In SSI, there are TXI, RXI, TEI and REI total 4 interrupts, all these interrupts are combined together to make one SSI interrupt, which can be masked by writing '1' into corresponding mask bit in INTC interrupt mask register (IMR).

**Table 23-3 SSI Interrupts** 

Operation	Condition	Flag Bit	Mask Bit	Interrupt	DMAC Activation
Transmit	T-FIFO is half-empty or less	SSISR.TFHE	SSICR0.TIE	TXI	Possible
	Transmit underrun error	SSISR.UNDR	SSICR0.TEIE	TEI	Impossible
Receive	R-FIFO is half-full or more	SSISR.RFHF	SSICR0.RIE	RXI	Possible
	Receive overrun error	SSISR.OVER	SSICR0.REIE	REI	Impossible

Either SSISR.TFHE or SSISR.RFHF can activate DMA transferring when corresponding individual interrupt mask bit in SSICR0 is cleared (masked) and DMA is enabled and configured.



# 24 UART Interface

# 24.1 Overview

This chapter describes the universal asynchronous receiver/transmitter (UART) serial ports. There are three UARTs: All UARTs use the same programming model. Each of the serial ports can operate in interrupt based mode or DMA-based mode.

The Universal asynchronous receiver/transmitter (UART) is compatible with the 16550-industry standard and can be used as slow infrared asynchronous interface that conforms to the Infrared Data Association (IrDA) serial infrared specification 1.1.

#### 24.1.1 Features

- Full-duplex operation
- 5-, 6-, 7- or 8-bit characters with optional no parity or even or odd parity and with 1, 1½, or 2 stop bits
- 32x8 bit transmit FIFO and 32x11bit receive FIFO
- Independently controlled transmit, receive (data ready or timeout), line status interrupts
- Internal diagnostic capability Loopback control and break, parity, overrun and framing-error is provided
- Separate DMA requests for transmit and receive data services in FIFO mode
- Supports modem flow control by software or hardware
- Slow infrared asynchronous interface that conforms to IrDA specification

### 24.1.2 Pin Description

**Table 24-1 UART Pins Description** 

Name	Туре	Description
RxD	Input	Receive data input
TxD	Output	Transmit data output
CTS_	Input	Clear to Send — Modem Transmission enabled
RTS_	Output	Request to Send — UART Transmission request

Note: UART2, UART0 support RxD, TxD, RTS\_, CTS\_, UART1 supports only RxD, TxD.



# 24.2 Register Descriptions

All UART register 32-bit access address is physical address. When ULCR.DLAB is 0, URBR, UTHR and UIER can be accessed; When ULCR.DLAB is 1, UDLLR and UDLHR can be accessed.

**Table 24-2 UART Registers Description** 


Name	Description	RW	Reset Value	Address	Access Size
URBR0	UART Receive Buffer Register 0	R	0x??	0x10030000	8
UTHR0	UART Transmit Hold Register 0	W	0x??	0x10030000	8
UDLLR0	UART Divisor Latch Low Register 0	RW	0x00	0x10030000	8
UDLHR0	UART Divisor Latch High Register 0	RW	0x00	0x10030004	8
UIER0	UART Interrupt Enable Register 0	RW	0x00	0x10030004	8
UIIR0	UART Interrupt Identification Register 0	R	0x01	0x10030008	8
UFCR0	UART FIFO Control Register 0	W	0x00	0x10030008	8
ULCR0	UART Line Control Register 0	RW	0x00	0x1003000C	8
UMCR0	UART Modem Control Register 0	RW	0x00	0x10030010	8
ULSR0	UART Line Status Register 0	R	0x00	0x10030014	8
UMSR0	UART Modem Status Register 0	R	0x00	0x10030018	8
USPR0	UART Scratchpad Register 0	RW	0x00	0x1003001C	8
ISR0	Infrared Selection Register 0	RW	0x00	0x10030020	8
UMR0	UART M Register 0	RW	0x00	0x10030024	8
UACR0	UART Add Cycle Register 0	RW	0x00	0x10030028	16
URBR1	UART Receive Buffer Register 1	R	0x??	0x10031000	8
UTHR1	UART Transmit Hold Register 1	W	0x??	0x10031000	8
UDLLR1	UART Divisor Latch Low Register 1	RW	0x00	0x10031000	8
UDLHR1	UART Divisor Latch High Register 1	RW	0x00	0x10031004	8
UIER1	UART Interrupt Enable Register 1	RW	0x00	0x10031004	8
UIIR1	UART Interrupt Identification Register 1	R	0x01	0x10031008	8
UFCR1	UART FIFO Control Register 1	W	0x00	0x10031008	8
ULCR1	UART Line Control Register 1	RW	0x00	0x1003100C	8
UMCR1	UART Modem Control Register 1	RW	0x00	0x10031010	8
ULSR1	UART Line Status Register 1	R	0x00	0x10031014	8
UMSR1	UART Modem Status Register 1	R	0x00	0x10031018	8
USPR1	UART Scratchpad Register 1	RW	0x00	0x1003101C	8
ISR1	Infrared Selection Register 1	RW	0x00	0x10031020	8
UMR1	UART M Register 1	RW	0x00	0x10031024	8
UACR1	UART Add Cycle Register 1	RW	0x00	0x10031028	16
URBR2	UART Receive Buffer Register 2	R	0x??	0x10032000	8



UTHR2	UART Transmit Hold Register 2	W	0x??	0x10032000	8
UDLLR2	UART Divisor Latch Low Register 2	RW	0x00	0x10032000	8
UDLHR2	UART Divisor Latch High Register 2	RW	0x00	0x10032004	8
UIER2	UART Interrupt Enable Register 2	RW	0x00	0x10032004	8
UIIR2	UART Interrupt Identification Register 2	R	0x01	0x10032008	8
UFCR2	UART FIFO Control Register 2	W	0x00	0x10032008	8
ULCR2	UART Line Control Register 2	RW	0x00	0x1003200C	8
UMCR2	UART Modem Control Register 2	RW	0x00	0x10032010	8
ULSR2	UART Line Status Register 2	R	0x00	0x10032014	8
UMSR2	UART Modem Status Register 2	R	0x00	0x10032018	8
USPR2	UART Scratchpad Register 2	RW	0x00	0x1003201C	8
ISR2	Infrared Selection Register 2	RW	0x00	0x10032020	8
UMR2	UART M Register 2	RW	0x00	0x10032024	8
UACR2	UART Add Cycle Register 2	RW	0x00	0x10032028	16

# 24.2.1 UART Receive Buffer Register (URBR)

The read-only URBR is corresponded to one level 11bit buffer in non-FIFO mode and a 32x11bit FIFO that holds the character(s) received by the UART. Bits in URBR are right justified when being configured to use fewer than eight bits, and the rest of most significant data bits are zeroed and the most significant three bits of each buffer are the status for the character in the buffer. If ULSR.DRY is 0, don't read URBR, otherwise wrong operation may occur.




Bits	Name	Description	RW
7:0	URBR	8-bit UART receive read data	R

# 24.2.2 UART Transmit Hold Register (UTHR)

The write-only UTHR is corresponded to one leve 8 bit buffer in non-FIFO mode and a 32x8bit FIFO in FIFO mode that holds the data byte(s) to be transmitted next.





Bits	Name	Description	RW
7:0	UTHR	8-bit UART transmit write hold data	W


### 24.2.3 UART Divisor Latch Low/High Register (UDLLR / UDLHR)

UART Divisor Latch registers, UDLLR/UDLHR together compose the divisor for the programmable baud rate generator that can take the UART device clock and divide it by 1 to  $(2^{16} - 1)$ .

The UART device source clock is EXCLK or EXCLK/2 that is determined by CPCCR.ECS. UDLHR/UDLLR stores the high/low 8-bit of the divisor respectively. Load these divisor latches during initialization to ensure that the baud rate generator operates properly. If both Divisor Latch registers are 0, the 16X clock stops.

If you don't set UMR and UACR, UART will work at normal mode with the specified frequency. The relationship between baud rate and the value of Divisor is shown by the formula when UMR and UACR are not set:


Baud Rate = (UART device clock) / (16 \* Divisor)





### 24.2.4 UART Interrupt Enable Register (UIER)

The UART Interrupt Enable Register (UIER) contains the interrupt enable bits for the five types of interrupts (receive data ready, timeout, line status, and transmit data request, and modem status) that set a value in UIIR.



Bits	Name	Description	RW
7:5	Reserved	Always read 0, write is ignored	
4	RTOIE	Receive Timeout Interrupt Enable	
		0 = Disable the receive timeout interrupt	
		1 = Enable the receive timeout interrupt	
		Timeout means the URDR (FIFO mode) is not empty but no character has	
		received for a period of time T: T (bits) = 4 X Word length + 12	
3	MSIE	Modem Status Interrupt Enable	RW
		0 = Disable the modem status interrupt	
		1 = Enable the modem status interrupt	
2	RLSIE	Receive Line Status Interrupt Enable	RW
		0 = Disable receive line status interrupt	
		1 = Enable receive line status interrupt	
1	TDRIE	Transmit Data Request Interrupt Enable	RW
		0 = Disable the transmit data request interrupt	
		1 = Enable the transmit data request interrupt	
0	RDRIE	Receive Data Ready Interrupt Enable	RW
		0 = Disable the receive data ready interrupt	
		1 = Enable the receive data ready interrupt	

# 24.2.5 UART Interrupt Identification Register (UIIR)

The read-only UART Interrupt Identification Register (UIIR) records the prioritized pending interrupt source information. Its initial value after power-on reset is 0x01.



#### 

Bits	Name	Description R			
7:6	FFMSEL	FIFO Mode Select			
		0b00 = No	n-FIFO mode		
		0b01 = Re	served		
		0b10 = Re	served		
		0b11 = FIF	O mode		
5:4	Reserved	Always rea	d 0, write is ignored	R	
3:1	INID	Interrupt I	dentifier	R	
		These bits	identify the current highest priority pending interrupt.		
		INID	Description		
		0b000	Modem Status		
		0b001	Transmit Data Request		
		0b010	Receive Data Ready		
		0b011	Receive Line Status		
		0b100	Reserved		
		0b101	Reserved		
		0b110	Receive Time Out		
		0b111	Reserved		
		See Table	See Table 24-3 for details		
0	INPEND	Interrupt F	Interrupt Pending		
		0 = interru	0 = interrupt is pending		
		1 = No inte	1 = No interrupt pending		

# Table 24-3 UART Interrupt Identification Register Description

UIIR.INID	Interrupt Set/Clear Cause				
	Priority	Type	Source	Clear Condition	
0b0001	_	None	No pending interrupt	_	
0b0110	1st Highest	Receive Line	Overrun, Parity, Frame	Reading ULSR or empty all	
		Status	Error, Break Interrupt,	the error characters in DMA	
			and FIFO Error (DMA	mode	
			mode only)		



0b0100	2nd	Receive Data	FIFO mode: Trigger	FIFO mode: Reading URBR
	Highest	Ready	threshold was reached	till below trigger threshold.
			Non-FIFO mode: URBR	Non-FIFO mode: Empty
			full	URBR
0b1100	2nd	Receive	FIFO mode only: URBR	Reset receive buffer by
	Highest	Timeout	not empty but no data	setting UFCR.RFRT to 1 or
			read in for a period of time	Reading URBR
0b0010	3rd Highest	Transmit	FIFO mode: Empty	FIFO mode: Data number in
		Data Request	location in UTHR equal to	UTHR more than half
			half or more than half	
			Non-FIFO mode: UTHR	Non-FIFO mode: Writing
			empty	UTHR
0b0000	4th Highest	Modem	Modem CTS_ pin status	Reading UMSR
		Status	change	

# 24.2.6 UART FIFO Control Register (UFCR)

The write-only register UFCR contains the control bits for receive and transmit FIFO.




Bits	Name	Description	RW
7:6	RDTR	Receive Buffer Data Number Trigger	
		These bits are used to select the trigger level for the receive data ready	
		interrupt in FIFO mode.	
		0b00 = 1	
		0b01 = 8	
		0b10 = 16	
		0b11 = 24	
5	Reserved	Always read 0, write is ignored	R
4	UME	UART Module Enable	W
		0 = Disable UART	
		1 = Enable UART	
3	DME	DMA Mode Enable	W
		0 = Disable DMA mode	
		1 = Enable DMA mode	
2	TFRT	Transmit Holding Register Reset	W



		0 = Not reset	
		1 = Reset transmit FIFO	
1	RFRT	Receive Buffer Reset	W
		0 = Not reset	
		1 = Reset receive FIFO	
0	FME	FIFO Mode Enable	W
		Set this bit before the trigger levels.	
		0 = non-FIFO mode	
		1 = FIFO mode	

# 24.2.7 UART Line Control Register (ULCR)

The ULCR defines the format for UART data transmission.




Bits	Name	Description	RW	
7	DLAB	Divisor Latch Access Bit		
		0 = Enable to access URBR, UTHR or UIER		
		1 = Enable to access UDLLR or UDLHR		
6	SBK	Set Break	W	
		Causes a break condition (at least one 0x00 data) to be transmitted to the		
		receiving UART. Acts only on the TXD pin and has no effect on the		
		transmit logic.		
		0 = No effect on TXD output		
		1 = Forces TXD output to 0		
5	STPAR	Sticky Parity	W	
		Setting this bit forces parity location to be opposite of PARM bit when		
		PARE is 1 (it is ignored when PARE is 0).		
		0 = Disable Sticky parity		
		1 = Enable Sticky parity (opposite o f PARM bit)		
4	PARM	Parity Odd/Even Mode Select	W	
		If PARE = 0, PARM is ignored		
		0 = Odd parity		
		1 = Even parity		
3	PARE	Parity Enable	W	
		Enables a parity bit to be generated on transmission or checked on		



		reception.				
		0 = No parity				
		1 = Parity				
2	SBLS	Stop Bit Length Select	W			
		Specifies the number of stop bits transmitted and received in each				
		character. When receiving, the receiver checks only the first stop bit.				
		0 = 1 stop bit				
		1 = 2 stop bits, except for 5-bit character then 1-1/2 bits				
1:0	WLS	Word Length Select	W			
		0b00 = 5-bit character				
		0b01 = 6-bit character				
		0b10 = 7-bit character				
		0b11 = 8-bit character				

## 24.2.8 UART Line Status Register (ULSR)

The read-only ULSR indicates status information during the data transfer. Receive error information in ULSR[4:1] remains set until software reads ULSR and it must be read before the error character is read.



Bits	Name	Description	RW	
7	FIFOE	FIFO Error Status (FIFO mode only)		
		FIFOE is set when there is at least one kind of receive error (parity,		
		frame, overrun, break) for any of the characters in receive buffer. FIFOE		
		is reset when all error characters are read out of the buffer.		
		During DMA transfer, the error interrupt generates when FIFOE is 1, and no receive DMA request generates even when data in receive buffer reaches the trigger threshold until all the error characters are read out. In non-DMA mode, FIFOE set does not generate error interrupt.		
		0 = No error data in receive buffer or non-FIFO mode		
		1 = One or more error character in receive buffer		
6	TEMP	Transmit Holding Register Empty		
		Set when both UTHR and shift register are empty. It is cleared when		



		either the LITHE or the chiff register contains a data character	
		either the UTHR or the shift register contains a data character.	
		0 = There is data in the transmit shifter and UTHR	
-	TDDO	1 = All the data in the transmit shifter and UTHR has been shifted out	_
5	TDRQ	Transmit Data Request	R
		Set when UTHR has half or more empty location (FIFO mode) or empty	
		(non-FIFO mode).	
		When both UIER.TDRIE and TDRQ are 1, transmit data request interrupt	
		generates or during DMA transfer, DMA request to the DMA controller	
		generates when UIER.TDRIE is 0 and TDRQ is 1.	
		generates when oldin. Finite is a and Finite is 1.	
		0 = There is one (non-FIFO mode) or more than half data (FIFO mode) in	
		UTHR	
		1 = None data (non-FIFO mode) or half or less than half data (FIFO	
		mode) in UTHR	
4	BI	Break Interrupt	R
		BI is set when the received data input is held low for longer than a	
		full-word transmission time (the total time of start bit + data bits + parity	
		bit + stop bits). BI is cleared when the processor reads the ULSR. In	
		FIFO mode, only one character equal to 0x00 is loaded into the FIFO	
		regardless of the length of the break condition. BI shows the break	
		condition for the character at the front of the FIFO, not the most recently	
		received character.	
		0 = No break signal has been received	
		1 = Break signal received	
3	FMER	Framing Error	R
		Set when the bit following the last data bit or parity bit is detected to be 0.	
		If the ULCR had been set for two or one and half stop bits, the other stop	
		bits are not checked except the first one. In FIFO mode, FMER shows a	
		framing error for the character at the front of the receive buffer, not for the	
		most recently received character.	
		Cleared when the processor reads the ULSR.	
		0 = No framing error	
		1 = Invalid stop bit has been detected	
2	PARER	Parity Error	R
		Indicates that the received data character does not have the correct even	
		or odd parity, as selected by the even parity select bit. PARER is set	
		upon detection if a parity error and is cleared when the processor reads	
		the ULSR. In FIFO mode, PARER shows a parity error for the character	
		at the front of the FIFO, not the most recently received character.	
		0 = No parity error	
		1 = Parity error has occurred	
1	OVER	Overrun Error	R



		Set when both receive buffer and shifter are full and new data is received which will be lost.	
		Cleared when the processor reads the ULSR.	
		0 = No data has been lost	
		1 = Receive data has been lost	
0	DRY	Data Ready	R
		Set when a complete incoming character has been received into the	
		Receive Buffer registers. DRY is cleared when the receive buffer is read	
		(non-FIFO mode) or when the buffer is empty or when the buffer is reset	
		by setting UFCR.RFRT to 1.	
		0 = No data has been received	
		1 = Data is available in URBR	

#### 24.2.9 UART Modem Control Register (UMCR)

The UMCR uses the modem control pins RTS\_ and CTS\_ to control the interface with a modem or data set. UMCR also controls the loopback mode. Loopback mode must be enabled before the UART is enabled.




Bits	Name	Description	RW			
7	MDCE	Modem Control Enable	W			
		0 = Modem function is disabled				
		1 = Modem function is enabled				
6	FCM	Flow Control Mode				
		0 = Flow control by software				
		1 = Flow control by hardware				
5	Reserved	Always read 0, write is ignored				
4	LOOP	Loop Back	W			
		This bit is used for diagnostic testing of the UART. When LOOP is 1, TXD				
		output pin is set to a logic 1 state, RXD is disconnected from the pin, and				
		the output of the transmitter shifter register is looped back into the				
		receiver shift register input internally, similar to CTS_ and RTS_ pins and				
		the RTS bit of the UMCR is connected to CTS bit of UMSR respectively.				
		Loopback mode must be selected before the UART is enabled.				



		0 = Normal operation mode			
		1 = Loopback-mode UART operation			
3	Reserved	Always read 0, write is ignored	R		
2	Reserved	Always read 0, write is ignored			
1	RTS	Request To Send			
		This bit can control the RTS_ output state.			
		0 = RTS_ force to high			
		1 = RTS_ force to low			
0	Reserved	Always read 0, write is ignored	R		

## 24.2.10 UART Modem Status Register (UMSR)

The read-only UMSR provides the current state of the control lines from the modem to the processor. They are cleared when the processor reads UMSR.



Bits	Name	Description	RW			
7	Reserved	Always read 0, write is ignored	R			
6	Reserved	ways read 0, write is ignored				
5	Reserved	Always read 0, write is ignored	R			
4	CTS	Status of Clear To Send	R			
		When MDCE bit is 1, this bit is the complement of CTS_input. If Loop bit				
		of UMCR is 1, this bit is equivalent to RTS bit of UMCR.				
		) = CTS_ pin is 1				
		1 = CTS_ pin is 0				
3	Reserved	lways read 0, write is ignored				
2	Reserved	Always read 0, write is ignored	R			
1	Reserved	Always read 0, write is ignored	R			
0	CCTS	Change status of CTS_				
		When MDCE bit is 1, this bit indicates the state change on CTS_ pin.				
		0 = No state change on CTS_ pin since last read of UMSR				
		1 = A change occurs on the state of CTS_ pin				

## 24.2.11 UART Scratchpad Register



This Scratchpad register is used as a scratch register for the programmer and has no effect on the UART.



## 24.2.12 Infrared Selection Register (ISR)

The ISR is used to configure the slow-infrared (SIR) interface that is provided in each UART to support two-way wireless communication using infrared transmission that conforms to the IrDA serial infrared specification 1.1. The maximum frequency is up to 115.2kbps.




Bits	Name	Description	RW
7:5	Reserved	Always read 0, write is ignored	R
4	RDPL	Receive Data Polarity	W
		0 = Slow-infrared (SIR) interface decoder takes positive pulses as zeros.	
		1 = SIR decoder takes negative pulses as zeros.	
3	TDPL	Transmit Data Polarity	W
		0 = SIR encoder generates a positive pulse for a data bit of zero.	
		1 = SIR encoder generates a negative pulse for a data bit of zero.	
2	XMODE	Transmit Pulse Width Mode	W
		Set when the transmit encoder needs to generate 1.6us pulses (that are	
		3/16 of a bit-time at 115.2 kbps).	
		Cleared when the transmit encoder needs to generate 3/16 of a bit-time	
		wide according to current baud rate.	
		0 = Transmit pulse width is 3/16 of a bit-time wide.	
		1 = Transmit pulse width is 1.6 us.	
1	RCVEIR	Receiver SIR Enable	W
		This bit is used to select the signal from the RXD pin is processed by the	
		IrDA decoder before it is fed to the UART (RCVEIR = 1) or bypass IrDA	
		decoder and is fed directly to the UART (RCVEIR = 0).	



		0 = Receiver is in UART mode.	
		1 = Receiver is in SIR mode.	
0	XMITIR	Transmitter SIR Enable	W
		This bit is used to select TXD output pin is processed by the IrDA	
		encoder before it is fed to the device pin (XMITIR = 1) or bypass IrDA	
		encoder and is fed directly to the device pin (XMITIR = 0).	
		Note: disable infrared LED before XMITIR is set, otherwise a false start	
		bit may occur.	
		0 = Transmitter is in UART mode.	
		1 = Transmitter is in SIR mode.	


## 24.2.13 UART M Register (UMR)



M is the value of UMR register.

It will take UART at least M cycles to transmit one bit and receiver to receive one bit, It will take UART at most M+1 cycles for transmitter to transmit one bit and receiver to receive one bit,

#### 24.2.14 UART Add Cycle Register (UACR)



If nth bit of the register is 1, it will take UART M+1 cycles to transmit or receive the bit of date for transmit or receive.

If the register is 12'h0, UART will receive or transmit a bit by M cycle.

If the register is 12'hfff, UART will receive or transmit a bit by M+1 cycle.



For the detail to see 1.3.8For any frequency clock to use the Uart

#### 24.3 Operation

The following sections describe the UART operations that include flow of configuration, data transmission, data reception, and Infrared mode.

#### 24.3.1 UART Configuration

Before UART starts to transfer data or changing transfer format, configuration must be done to define the transfer format. The sample flow is as the following:

In FIFO mode, set FME bit of UFCR to 1, reset receive and transmit FIFO, then initialize the UART as described below.

- 3. Clear UFCR.UME to 0
- 4. Set value in UDLL/UDHR to generate the baud rate clock
- 5. Set data format in ULCR
- 6. If it is in FIFO MODE, set FME bit and other FIFO control in UFCR, reset receive and transmit FIFO, otherwise skip item 4
- 7. Set each interrupt enable bit in UIER in interrupt-based transfer or set UFCR.DME in DMA-based transfer (DMA transfer is FIFO mode only), then set UFCR.UME

#### 24.3.2 Data Transmission

After configuration, UART is ready for data transfer. For data transmission, refer to the following procedure:

- 3. Read ULSR.TDRQ (interrupt disable) or wait for transmit data request interrupt (interrupt enable), if TDRQ = 1 or transmit data request interrupt generates, that means there is enough empty location in UTHR for new data
- 4. If ULSR.TDRQ is 1 or get the transmit data request interrupt, write transmit data to UTHR to start transmission
- 5. Do item 1 and item 2 if there are more data waiting for transmit
- 6. After all necessary data are written to UTHR, wait ULSR.TEMP = 1, that means all data completely transmitted
- 7. If it is necessary to send break, set ULCR.SBK and at least wait for 1-bit interval time to send a valid break, then clear ULCR.SBK
- 8. Clear UME bit to finish UART transmission



#### 24.3.3 Data Reception

After configuration, UART is ready for data transfer. For data reception, refer to the following sample procedure:

- Read ULSR.DRY (interrupt disable) or wait for receive data request interrupt (interrupt enable),
  if ULSR.DRY =1 or receive data request interrupt generates, that means URBR has one data
  (non-FIFO mode) or data in URBR reaches the trigger value (FIFO mode)
- If ULSR.DRY = 1 or receive data request interrupt generates, then read ULSR.FIFOE or see if there is error interrupt, if FIFOE = 1, it means received data has receive error, then go to error handler, other wise go to item 3
- Read one received data in URBR (non-FIFO mode) or data equal to trigger value in URBR (FIFO mode)
- Check whether all data received: check whether ULSR.DRY = 0, in FIFO mode and interrupt is enabled, timeout interrupt may generate, when timeout interrupt generates, read URBR till ULSR.DRY = 0
- Clear UFCR.UME to end data reception when all data are received and ULSR.DRY = 0

### 24.3.4 Receive Error Handling

A sample error handling flow is as the following:

- If ULSR.FIFOE = 1, it means there is receive error in received data, then check what error it is
- If ULSR.OVER = 1, go to OVER error handling
- If ULSR.BI = 1, go to Break handling
- If ULSR.FMER = 1, go to Frame error handling
- If PARER = 1, go to PARER error handling

#### 24.3.5 Modem Transfer

When UMCR.MDCE = 1, modem control is enabled. Transfer flow can be stopped and restarted by software through RTS\_ and CTS\_ pin. When UART transmitter detects low level on CTS\_ pin, it stops transmission and TxD pin goes to mark state after finishing transmitting the current character until it detects CTS\_ pin goes back to high level. RTS\_ pin is output to receiving UART and its state can be controlled by setting UMCR.RTS bit, that is, setting UMCR.RTS to 1, RTS\_ pin is low level output that means UART is ready to receive data, on the contrary, it means UART currently can't receive more data.



#### 24.3.6 DMA Transfer

UART can operate in DMA-based (UFCR.DME = 1, FIFO mode only), that is, dma request initiated by UART takes the place of interrupt request and transmission/reception is carried out using DMA instead of CPU. Be sure that software guarantee to disable transmit and receive interrupt except timeout and error interrupts.

During DMA transfer, if an interrupt occurs, software must first read the ULSR to see if an error interrupt exists, then check the UIIR for the source of the interrupt and if DMA channel is already halt because of the error indicator from UART, then disable DMA channel and read out all the error data from receive FIFO. Software re-set and re-enable DMA and data transfer by DMA will re-start.

### 24.3.7 Slow IrDA Asynchronous Interface

Each UART supports slow infra-red (SIR) transmission and reception by setting ISR.XMITIR and ISR.RCVEIR to 1 (make sure the two bits are not set to 1 at the same time because SIR can't operate full-duplex). According to the IrDA 1.1, data rate is limited at a maximum value of 115.2Kbps.

In SIR transmit mode, the transmit pulse comes out at a rate of 3/16 (when the transmit data bit is zero); in SIR receive mode, the receiver must detect the 3/16 pulsed period to recognize a zero value (an active high or low pulse is demodulation to 0, and no pulse is demodulation to 1).

Compared to normal UART, there are some limitations to SIR, that is, each character is fixed to 8-bit data width, no parity and 1 stop bit and modem function is ignored. The IrDA 1.1 specifies a minimum 10ms latency after an optical node ceases transmitting before its receiver recovers its receiving function and software must guarantee this delay.

In the IrDA 1.1 specification, communication must start up at the rate of 9600bps, but then allows the link to negotiate higher (or lower) data rates if supported by both ends. However, the communication rate will not automatically change. Change, if necessary, is performed by software.

#### 24.3.8 For any frequency clock to use the UART

Note: if you don't set M register and UACR the UART work at normal mode with the specified frequencies. To use other frequency you should to set M register and UACR to right value.

#### 1. The Improving

Following changes are made

- One bit is composed by M CLK<sub>BR</sub> cycles, which can be 4~1024
- Some extra CLK<sub>BR</sub> cycles can be inserted in some bits in one frame, so that like M has



fraction.

#### For instance:

$$CLK_{BR} = CLK_{DEV} / N$$
  $N = 1, 2, ...$   $CLK_{BR} = CLK_{DEV} = 4MHz$  Band rate = 460800


In accurate

 $M_a = 8.681$ 

We take

M = 8, with 8 extra cycles in every frame

A 12-bit register is used to indicate where to insert the extra cycles



For transmission, in theory, the biggest error is half of CLK<sub>BR</sub> cycle, which is 0.125us here.

#### 2. To set UMR register

M<sub>a</sub>= CLK<sub>BR</sub>/band rate

M is modem of Mao

Write M to Mregister.

Considering the power and the robust quality, for M form 6 to 32 is you better select by set the UDLR.

The max error

$$\frac{0.5/CLK_{BR}}{M_a/CLK_{BR}} = 0.5/M_a < 0.5/M$$



М	4	8	16	32	64
error/W <sub>bit</sub>	12.5%	6.25%	3.125%	1.56%	0.78%

#### 3. To set UACR value

For each bit of it means:

0: means not to add additional cycle to the bit that UART is prepare to transmit or receive, in another word, you will to use M cycles to transmit or receive the bit.

1: means to add additional cycle to the bit that UART is prepare to transmit or receive, in another word, you will to use M+1 cycles to transmit or receive the bit.

To set UACR value you must ensure that the max error of each bit should be less than 0.5P<sub>BR</sub>.

For example:  $M_a$ -M =0.15; M+1- $M_a$ =0.85;

Write UMR 8 Write UMR 408

cycle/bit : M, M, M, M+1, M, M, M, M, M, M, M+1, M
UACR : 0 0 0 1 0 0 0 0 0 1 0



# 25 One-Wire Bus Interface

#### 25.1 Overview

The OWI has the following features:


- \* Support 1-wire bus protocol.
- \* Support Overdrive speed mode and Regular speed mode.
- \* Data is transferred with the LSB first.
- \* Support bit operate mode and byte operate mode.
- \* OWI is the only master on the bus.

## 25.2 Pin Description

**Table 25-1 One-Wire Controller Pins Description** 

Name	I/O	Description	
OWDAT	Input/Output	One-Wire Data signal.	

## 25.3 Structure





# 25.4 Register Description

**Table 25-2 OWI Registers Description** 

Name	Description	RW	Reset Value	Address	Access Size
OWCFG	Configure Register	RW	0x00	0x10072000	8
OWCTL	Control Register	RW	0x00	0x10072004	8
OWSTS	Status Register	RW	0x00	0x10072008	8
OWDAT	Data Register	RW	0x00	0x1007200C	8
OWDIV	Clock Divide Register	RW	0x00	0x10072010	8

## 25.4.1 One-Wire Configure Register (OWCFG)

OWCFG				0x1	1007	<b>20</b> 0	)0
Bit	7	6 5	4	3	2 1	1 (	0
	MODE	RDDATA WRDATA	RDST	WR1/RD	WR0	ZS I	ENA
RST	0	0 0	0	0	0 (	0	0


Bits	Name	Description	RW
7	MODE	OWI mode select.	RW
		0: Regular speed mode.	
		1: Overdrive speed mode.	
6	RDDATA	Receive a byte from one-wire bus. This bit is cleared when receive data is	RW
		complete. The value of received data is stored in OWDAT, and is valid after	
		RDDATA is self-cleared.	
		0:Do nothing/Receive data is completed.	
		1:Receive data from one-wire bus and stored in OWDAT.	
5	WRDATA	Transmit the data in OWDAT. This bit is cleared when the transmission of data	RW
		is complete.	
		0: Do nothing/Transmission of data completed.	
		1: Transmit the data in OWDAT.	
4	RDST	Read status. This bit is valid after the WR1/RD bit is self-cleared.	R
		0: 0 was sampled during a read.	
		1: 1 was sampled during a read.	
3	WR1/RD	Write 1/ Read. This bit is cleared when the write of the bit is complete.	RW
		The valve of one wire can be read, since the Write 1 and Read timing	
		are identical. The value of the read bit is stored in RDST, and is valid	
		after WR1/RD is self-cleared.	
		0: Do nothing/Write 1 sequence completed.	



		1: Generate Write 1 sequence on line.		
2	WR0	Write 0 on line. This bit is cleared after the presence is determined.	RW	
		0: Do nothing/Write 0 sequence completed.		
		1: Generate Write 0 sequence on line.		
1	RST	Reset presence pulse. This bit is cleared after the presence is	RW	
		determined.		
		0: Do nothing. Reset pulse completed.		
		1: Generate reset pulse and sample slaves presence pulse.		
0	ENA	Enable of OWI operation.	RW	
		1: Write 1 to this bit to enable the OWI operation.		
		0: Write 0 to this bit to disable the OWI operation.		

**Note:** To make the OWI operate normally, only one of the RST, RDDATA, WRDATA, WR1/RD and WR0 is equal to 1.

## 25.4.2 One-Wire Control Register (OWCTL)



Bits	Name	Description	
7:3	Reserved	These bits always read as 0. Write data to these bits are ignored.	R
2	EBYTE	Enable byte write / read interrupt.	RW
1	EBIT	Enable bit write / read interrupt.	RW
0	ERST	Enable reset sequence finished interrupt.	RW

## 25.4.3 One-Wire Status Register (OWSTS)



Bits	Name	Description		
7	PST	Whether the 1-wire bus has device or not. This bit is valid after the RST	RW	
		bit is self-cleared.		



		1:The 1-wire bus has device on it.	
		0:The 1-wire bus has no device on it.	
6:3	Reserved	These bits always read as 0. Write data to these bits are ignored.	R
2	BYTE_RDY	Have received or transmitted a data.	RW
1	BIT_RDY	Have received or transmitted a bit.	RW
0	PST_RDY	Have finished a reset pulse.	RW

## 25.4.4 One-Wire Data Register (OWDAT)



Bits	Name	Description	
7:0	DATA	Store the received data and is valid after RDDATA is self-cleared.	RW
		Prepare the transmission data for transmitting.	

## 25.4.5 One-Wire Clock Divide Register (OWDIV)




Bits	Name	Description	
7:6	Reserved	These bits always read as 0. Write data to these bits are ignored.	
5:0	CLKDIV	Controls the divider used to create the DEV_CLK based upon the	RW
		CPM_OWI_SYSCLK.	
		When the OWI work in the regular speed mode:	
		1 MHz = DEV_CLK = CPM_OWI_SYSCLK / (CLKDIV + 1).	
		When the OWI work in the overdrive speed mode:	
		4 MHz = DEV_CLK = CPM_OWI_SYSCLK / (CLKDIV + 1).	




## 25.5 One-Wire Bus Protocol

## 25.5.1 Reset Timing and ACK Timing




	RSTH	RSTL	RSTS
Regular Speed mode	512us	512us	68us
Overdrive Speed mode	64us	64us	8us

## 25.5.2 Write 0 Timing



	SLOT	LOW0
Regular Speed mode	128us	100us
Overdrive Speed mode	16us	12us


## 25.5.3 Write 1 Timing



	SLOT	LOW1
Regular Speed mode	128us	5us
Overdrive Speed mode	16us	1.25us




# 25.5.4 Read0 Timing



	SLOT	LOWR	RDS
Regular Speed mode	128us	5us	13us
Overdrive Speed mode	16us	1.25us	1.75us

## 25.5.5 Read1 Timing



	SLOT	LOWR	RDS
Regular Speed mode	128us	5us	13us
Overdrive Speed mode	16us	1.25us	1.75us



## 25.6 One-Wire Operation Guide

#### 1. Interrupt operation guide:

- Write the frequency divider to I2CGR.
- 2 Set OWSTS to clear the flag.
- 3 Set OWCTL to enable the operation interrupt.
- 4 Select OWI mode (Regular speed mode or Overdrive speed mode).
- 5 Set RST, RDDATA, WRDATA, WR1/RD or WR0 to choose one kind of operation.
- 6 Set ENA to enable OWI.
- 7 Wait till the interrupt happened, and the operation is finished.
- If you want to disable OWI when OWI is working, you should set ENA to 0 and till ENA is really set to 0, then you can do next operation.

#### 2. CPU operation guide:

- 1 Write the frequency divider to I2CGR.
- 2 Select OWI mode (Regular speed mode or Overdrive speed mode).
- 3 Set RST, RDDATA, WRDATA, WR1/RD or WR0 to choose one kind of operation.
- 4 Set ENA to enable OWI.
- 5 Wait the ENA is cleared, and the operation is finished.
- 6 If you want to disable OWI when OWI is working, you should set ENA to 0 and till ENA is really set to 0, then you can do next operation.



# 26 TS Slave Interface (TSSI)

#### 26.1 Overview

The TS Slave Interface (TSSI) in this processor is used to connect DTV Demodulator. It supports MPEG-2 Transport Stream (TS) as its input.

#### Features:

- Support both parallel mode and serial mode for TS data transfer.
- TSDI0 or TSDI7 can be used to transfer data in serial mode.
- The order of data in one byte supports LSB at first or MSB at first.
- The order of data in one word supports LSB at first or MSB at first.
- Input control signals and data can be either active high or active low.
- Support using either positive or negative edge of TSCLK.
- Support PID filtering function.
- Up to 17 PID filters can be used when PID filtering function is enabled.

## 26.2 Pin Description

**Table 26-1 TSSI Pin Description** 

Name	I/O	Description
TSDI0~7	I	TS data bus
TSFAIL	1	TS packet uncorrectable
TSCLK	1	TS clock
TSFRM	1	TS data valid
TSSTR	I	TS packet start



## 26.3 Register Description

In this section, we will describe the registers in TSSI. Following table lists all the register definitions. All registers' 32bit addresses are physical addresses. And detailed function of each register will be described below.

Table 26-2 TSSI Register Description

Name	Description	RW	Reset Value	Address	Access Size
TSENA	TSSI Enable Register	RW	0x00	0x10073000	8
TSCFG	TSSI Configure Register	RW	0x00FF	0x10073004	16
TSCTRL	TSSI Control Register	RW	0x03	0x10073008	8
TSSTAT	TSSI State Register	RW	0x00	0x1007300C	8
TSFIFO	TSSI FIFO Register	R	0x???????	0x10073010	32
TSPEN	TSSI PID Enable Register	RW	0x80000000	0x10073014	32
TSPID0	TSSI PID Filter Register 0	RW	0x00000000	0x10073020	32
TSPID1	TSSI PID Filter Register 1	RW	0x00000000	0x10073024	32
TSPID2	TSSI PID Filter Register 2	RW	0x00000000	0x10073028	32
TSPID3	TSSI PID Filter Register 3	RW	0x00000000	0x1007302C	32
TSPID4	TSSI PID Filter Register 4	RW	0x00000000	0x10073030	32
TSPID5	TSSI PID Filter Register 5	RW	0x00000000	0x10073034	32
TSPID6	TSSI PID Filter Register 6	RW	0x00000000	0x10073038	32
TSPID7	TSSI PID Filter Register 7	RW	0x0000000	0x1007303C	32

## 26.3.1 TSSI Enable Register (TSENA)

The register TSENA is used to trigger TSSI to work.




Bits	Name	Description	RW
7	SFT_RST	TSSI FIFO software-reset. Set it to 1 and later it will be cleared by	RW
		hardware auto.	
		0: Stop reset	
		1: Start reset	
6:3	Reserved	These bits always read 0, and writing operations are ignored.	R



2	PID_EN	Enable / disenable the PID filtering function.	RW
		0: PID filtering function is not enabled	
		1: PID filtering function is enabled	
1	DMA_EN	Enable / disenable the DMA mode.	RW
		0: DMA mode is not enabled (CPU only)	
		1: DMA mode is enabled	
0	ENA	Enable / disenable the TSSI module.	RW
		0: TSSI is not enabled	
		1: TSSI is enabled	

## 26.3.2 TSSI Configure Register (TSCFG)

The register TSCFG is used to configure the TSSI.



Bits	Name		Description	RW		
15:14	F_TRIGV	Specify the trigger	r value of FIFO.	RW		
		F_TRIGV	Description			
		0	Trigger Value is 4			
		1	Trigger Value is 8			
		2	Trigger Value is 16			
		3	Reserved			
13:10	Reserved	These bits always	read 0, and writing operations are ignored.	R		
9	EDN_WD*1	The order of data	he order of data in word.			
8	EDN_BT*1	The order of data	in byte.	RW		
7	TSDI_H	Choose the polari	ty of TSDI0~7.	RW		
		0: TSDI0~7 is acti	ve low			
		1: TSDI0~7 is acti	ve high			
6	USE_0	USE_0 is only use	ed in SERIAL mode (TSCFG.PARAL=0).	RW		
		0: Use TSDI7 to tr	ransfer data			
		1: Use TSDI0 to tr	ransfer data			
5	TSCLK_CH	Choose how to us	se TSCLK.	RW		
		0: When f <sub>pclk</sub> > 3f <sub>TS</sub>	SCLK			
		1: When f <sub>pclk</sub> > 2f <sub>Ts</sub>	SCLK			



4	PARAL	Choose the working mode of TSSI.	RW
		0: Serial Mode	
		1: Parallel Mode	
3	TSCLK_P	This bit is used to determine which edge of TSCLK is used when TSSI	RW
		is sampling data.	
		0: Use the negative edge of TSCLK	
		1: Use the positive edge of TSCLK	
2	TSFRM_H	Choose the polarity of TSFRM.	RW
		0: TSFRM is active low	
		1: TSFRM is active high	
1	TSSTR_H	Choose the polarity of TSSTR.	RW
		0: TSSTR is active low	
		1: TSSTR is active high	
0	TSFAIL_H	Choose the polarity of TSFAIL.	RW
		0: TSFAIL is active low	
		1: TSFAIL is active high	

Note\*1: END\_BT and END\_WD in register TSCFG.


	Byte0 Bit0-7	Byte1 Bit0-7	Byte2 Bit0-7	Byte3 Bit0-7	Byte4 Bit0-7	Byte5 Bit0-7	Byte6 Bit0-7	Byte7 Bit0-7
		END_W	D=0	Byte0	Byte1	Byte2	Byte3	
		_		Byte4	Byte5	Byte6	Byte7	
		END W	D=1	Byte3	Byte2	Byte1	Byte0	
		_		Byte7	Byte6	Byte5	Byte4	
END_BT=0	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7
END_BT=1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

## 26.3.3 TSSI Control Register (TSCTRL)

The register TSCTRL is used to control TSSI to work.

	TSCTRL					<b>0</b> x	100	730	800
Bit		7	6	5	4	3	2	1	0






Bits	Name	Description	RW
7:2	Reserved	These bits always read 0, and writing operations are ignored.	R
1	F_OVRNM	FIFO overrun interrupt mask.	RW
		0: enabled	
		1: masked	
0	F_TRIGM	FIFO trigger interrupt mask.	RW
		0: enabled	
		1: masked	

## 26.3.4 TSSI State Register (TSSTAT)

The register TSSTAT is used to keep the state of TSSI.



Bits	Name	Description	RW
7:2	Reserved	These bits always read 0, and writing operations are ignored.	R
1	F_OVRN	FIFO overrun interrupt flag.	RW
		1: active	
		0: not active	
0	F_TRIG	FIFO trigger interrupt flag.	R
		1: active	
		0: not active	

## 26.3.5 TSSI FIFO Register (TSFIFO)


The register TSFIFO is corresponded to TSSI FIFO.





## 26.3.6 TSSI PID Enable Register (TSPEN)

The register TSPEN is used to control the PID filtering.



Bits	Name	Description	RW
31	PEN_0	Choose PID filter enable for PID=0.	RW
		0: not enable	
		1: enable	
30:24	Reserved	These bits always read 0, and writing operations are ignored.	R
23:16	EN_x1	PID filter enable for TSPIDx.PID1.	RW
	(x=7~0)	0: not enable	
		1: enable	
15:8	Reserved	These bits always read 0, and writing operations are ignored.	R
7:0	EN_x0	PID filter enable for TSPIDx.PID0.	RW
	(x=7~0)	0: not enable	
		1: enable	

## 26.3.7 TSSI PID Filter Registers (TSPID0~7)

The registers TSPID0~7 are used to store PID values that need to be filtered from MPEG-2 TS.

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1	0
Ress.		
RST 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0	0

Bits   Name   Description   RW	Bits	Name	Description	RW
--------------------------------	------	------	-------------	----



31:29	Reserved	These bits always read 0, and writing operations are ignored.	R
28:16	PID1	Set the PID value that needs to be filtered.	RW
15:13	Reserved	These bits always read 0, and writing operations are ignored.	R
12:0	PID0	Set the PID value that needs to be filtered.	RW



# 26.4 TSSI Timing




Figure 26-1 Timing waveform in parallel mode




Figure 26-2 Timing waveform in serial mode



#### 26.5 TSSI Guide

#### 26.5.1 TSSI Operation without PID Filtering Function

- 1. Set TSCTRL to 0x03 to mask all interrupts.
- 2. Set TSCFG to choose the working mode of TSSI and the trigger value of FIFO.
- 3. Set TSENA.PID EN to 0 to turn off the PID filtering function.
- 4. Set TSENA.DMA EN to 1 or 0 to decide whether to use the DMA mode or not.
- 5. Write 0x00 to TSSTAT clear all interrupt flag.
- 6. Set TSCTRL to 0x00 to enable all interrupts.
- 7. Set TSENA.ENA to 1 to turn on TSSI module.

#### 26.5.2 TSSI Operation with PID Filtering Function

- 1. Set TSCTRL to 0x03 to mask all interrupts.
- 2. Set TSCFG to choose the working mode of TSSI and the trigger value of FIFO.
- 3. Set TSENA.PID\_EN to 1 to turn on the PID filtering function.
- 4. Set TSENA.DMA\_EN to 1 or 0 to decide whether to use the DMA mode or not.
- 5. Write 0x00 to TSSTAT clear all interrupt flag.
- 6. Set TSCTRL to 0x00 to enable all interrupts.
- 7. Set TSENA.ENA to 1 to turn on TSSI module.
- 8. Change TSPID registers and then set TSPID to enable the PID filter.
- When PID in TS package is equal to the valve in TSPID register, the TS package will be get.



# 27 Image Process Unit

#### 27.1 Overview

IPU (Image process unit) contains Resize and CSC (color space conversion), which is used for image post processing

#### **27.1.1 Feature**

- 1. Location: AHB bus
- 2. Input format:
- -- Separate frame: YUV /YCbCr (4:2:0, 4:2:2, 4:4:4, 4:1:1), RGB
- -- Packaged data: YUV422
- 3. Output data format:
- -- RGB (565, 555, 888)
- -- Packaged data YUV422
- 4. Color convention coefficient: configurable (CSC enable)
- 5. Minimum input image size (pixel): 2x2
- 6. Maximum input image size (pixel): 4095x4095
- 7. Maximum output image size (pixel):
- -- Width: up to 4095 (with no vertical resizing)
  - up to 800 (with vertical resizing)
- --Height: up to 4095
- 8. Image resizing:
- -- Up scaling ratios up to 1:2 in fractional steps with 1/32 accuracy
- -- Down scaling ratios up to 32:1 in fractional steps with 1/32 accuracy

<sup>\*</sup>For more details, refer to Appendix



## 27.1.2 Block




Figure 1.2 The Block about the IPU



#### 27.2 Data flow

#### 27.2.1 Input data

- Separated YUV (or YcbCr/RGB; the following use YUV for convenience) Frame case: Y, U, V data would be fetched from external memory by DMA burst read operation.
- Packaged YUV422 case: Packaged YUV data would be fetched from external memory by DMA burst read operation.

#### 27.2.2 Output data

- DMA output to external memory case: The output data format could be RGB (565, 555, 888) or YUV (package), and the data would be stored to the external memory by DMA burst write operation.
- 2. Flow into LCDC case: The output data format can be RGB or YUV (package), and the transfer would not cross AHB BUS.

#### 27.2.3 Resize Coefficients LUT


The resize coefficients look up table is preset by software according to specific format (see <u>27.3.23</u>, <u>27.3.24</u>, <u>27.3.24.1</u> for detail). There are 2 tables support independent horizontal and vertical scaling. Each table has 32 entries that can accommodate up to 32 coefficients.



## 27.3 Registers Descriptions

The physical address base for the address-mapped registers of IPU is **0x13080000**.

## 27.3.1 IPU Control Register



Bits	Name	Description	R/W
31:18	Reserved	Writing has no effect, read as zero.	R
17	DFIX_SEL	Fixed destination address choose	RW
		(valid when LCDC_SEL == 0):	
		0: not use the fixed address	
		1: use the fixed address	
16	FIELD_SEL *1	Destination field choose:	RW
		(valid when FIELD_CONF_EN == 1)	
		0: top field	
		1: bottom field	
15	FIELD_CONF_EN *1	Destination field display configure enable:	W
		0: do not change IPU field display	
		1: re-configure field	
		read as zero	
14	DISP_SEL	Destination display choose:	RW
		0: frame display mode	
		1: field display mode	
13	DPAGE_MAP	Destination address page mapping choose:	RW
		0: not use the page mapping	
		1: use the page mapping	
12	SPAGE_MAP	Source address page mapping choose:	RW
		0: not use the page mapping	
		1: use the page mapping	
11	LCDC_SEL	Output data destination choose:	RW
		0: output to external memory	
		1: output to LCDC FIFO	
10	SPKG_SEL	Input data case choose:	RW
		0: Separated YUV Frame	
		1: Packaged YUV422	




9	V_SCALE	Vertical direction scale flag.	RW
		0: down scaling; 1: up scaling	
8	H_SCALE	Horizontal direction scale flag.	RW
		0: down scaling;	
		1: up scaling	
7	Reserved	Writing has no effect, read as zero.	R
6	IPU_RST *2	Reset IPU. Writing 1: reset IPU; 0: no effect.	W
		Read as zero	
5	FM_IRQ_EN	Frame process finish interrupt enable.	RW
		1: enable; 0: disable	
4	CSC_EN	CSC enable. 1: enable; 0: disable	RW
3	VRSZ_EN	Vertical Resize enable. 1: enable; 0: disable	RW
2	HRSZ_EN	Horizontal Resize enable. 1: enable; 0: disable	RW
1	IPU_RUN	Run the IPU 1: run	RW
0	CHIP_EN	IPU chip enable. 1: enable; 0: disable	RW

#### **NOTES:**

- \*1. The FIELD\_SEL will work when the DISP\_ SEL is 1, which indicates the IPU is under the field display mode. And the IPU will output the picture from the initial field ( top or bottom ) to the next field ( bottom or top) automatically. The initial field can be configured by setting the FIELD\_SEL to 0 or 1 with FIELD\_CONF\_EN is 1. The FIELD\_CONF\_EN is just the trigger that controls the FIELD SEL valuation.
- \*2. Setting 1 to IPU\_RST will reset all software visible IPU registers except the CHIP\_EN immediately.

#### 27.3.2 IPU Status Register



Bits	Name	Description	R/W
31:2	Reserved	Writing has no effect, read as zero.	R
2	SIZE_ERR	The size error flag: 1: size error; 0: size ok	R
1	FMT_ERR	IPU format error flag. 1: format error; 0: format OK	R
0	OUT_END	Output termination flag. 1: finished; 0: not finished	R/W

#### **NOTES:**

1. If IPU\_CONTROL.FM\_IRQ\_EN has been set 1, once OUT\_END is set value 1 which denotes a frame's post process done, an low level active interrupt request will be issued until



corresponding software handler read IPU\_STATUS and clean end flag.

- 2. When the IPU\_CONTROL.FM\_LCDC\_SEL has been set 1, and the IPU has finished one transfer, the LCDC and CPU need to occupy the IPU control. The IPU will **monitor** the request signal from **LCDC** (hardware signal) and the read signal from the **CPU** (polling end flag), then it will determine whether re-configure itself by the CPU if the CPU read first or output the same frame to LCDC again if the LCDC get the control. Once the LCDC has occupied the IPU, the OUT\_END will **turn to 0** and IPU will **restart again**, automatically. And if the CPU has occupied the IPU, the OUT\_END will **not** turn to 0 except the CPU clean it and IPU will **not** restart again except the CPU run it.
- 3. When the IPU\_CONTROL.FM\_LCDC\_SEL has been set 1, the IPU will output the result data to LCDC directly. Under this condition, the user must be careful when change the IPU parameters, as the LCDC will be under run easily. When turn on the mode that IPU output data to LCDC directly, user **must** run the IPU **first**, and **then** turn on the LCDC. And when need to turn off this mode, user **must** turn off the data channel between IPU and LCDC by turn off the parameter in **LCDC** first and then polling the end flag of IPU to occupy the control to IPU.

#### 27.3.3 Data Format Register


	<b>D</b> _	FΜ	Т																												C	8x
Bit	31	30	29	28 2	27	26	25	24	23	22	21	20 1	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								RGB_888	RGB OUT	ı Lii		OUT_FMT	I	VIIV PKG	THO THO	001 _OFT													E3O N	IN OF I	FMH	1
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
31:25	Reserved	Writing has no effect, read as zero.	R
24	RGB_888_	RGB888 output format indicator (only used in RGB888 out)	RW
	OUT_FMT	0: the low 24 bits will be the pixel in a word	
		1: the high 24 bits will be the pixel in a word	
23:21	RGB_OUT_	Output data packaged offset (only used in RGB out)	RW
	OFT	000: RGB	
		001: RBG	
		010: GBR	
		011: GRB	
		100: BRG	
		101: BGR	
		Others: reserved	
20:19	OUT_FMT	Indicates the destination data format:	RW
		00: RGB555	
		01: RGB565	
		10: RGB888	



		11: YUV422 package	
18:16	YUV_PKG_	Output data packaged offset (only used in CSC disable	RW
	OUT_OFT	case and in the YUV422 packaged case)	
		000: Y <sub>1</sub> UY <sub>0</sub> V	
		001: Y <sub>1</sub> VY <sub>0</sub> U	
		010: UY1VY0	
		011: VY1UY0	
		100: Y <sub>0</sub> UY <sub>1</sub> V	
		101: Y <sub>0</sub> VY <sub>1</sub> U	
		110: UY <sub>0</sub> VY <sub>1</sub>	
		111: VY <sub>0</sub> UY <sub>1</sub>	
15: 4	Reserved	Writing has no effect, read as zero.	R
3:2	IN_OFT	Input data packaged offset (only used in YUV422 packaged	RW
		case)	
		00: Y₁UY₀V	
		01: Y₁VY₀U	
		10: UY <sub>1</sub> VY <sub>0</sub>	
		11: VY <sub>1</sub> UY <sub>0</sub>	
1:0	IN_FMT	Indicates the source data format:	RW
		00: YUV 4:2:0	
		01: YUV 4:2:2	
		10: YUV 4:4:4	
		11: YUV 4:1:1	

## 27.3.4 Input Y Data Address Register




Bits	Name	Description	R/W
31:0	Y_ADDR *1	In separated Frame case, it indicates the source	RW
		Y data buffer's start address.	
		In YUV422 package case, it indicates the start	
		address of the packaged Frame.	

## NOTE:

- 1. When the IPU\_CONTROL.SPAGE\_MAP == 1, the Y\_ADDR should be the **low 12** bits of the start virtual address.
- 2. Y\_ADDR should be word align.



#### 27.3.5 Input U Data Address Register



Bits	Name	Description	R/W
31:0	U_ADDR *1	The source U data buffer's start address of	RW
		separated frame case.	

#### NOTE:

- 1. When the IPU\_CONTROL.SPAGE\_MAP == 1, the U\_ADDR should be the **low 12** bits of the start virtual address.
- 2. U ADDR should be word align.

### 27.3.6 Input V Data Address Register




Bits	Name	Description	R/W
31:0	V_ADDR	The source V data buffer's start address of separated	RW
		Frame case.	

#### **NOTE:**

- 1. When the IPU\_CONTROL.SPAGE\_MAP == 1, the V\_ADDR should be the **low 12** bits of the start virtual address.
- 2. V\_ADDR should be word align.


### 27.3.7 Input Y physics table address






Bits	Name	Description	R/W
31:0	Y_PHY_T_	The start address of the physics-mapping table about the Y	RW
	ADDR	data. (This register will act when the IPU_CONTROL.PAGE_MAP is	
		valid)	

## 27.3.8 Input U physics table address




Bits	Name	Description	R/W
31:0	U_PHY_T_	The start address of the physics-mapping table about the U	RW
	ADDR	data. (This register will work when the IPU_CONTROL.PAGE_MAP	
		is valid)	

## 27.3.9 Input V physics table address



Bits	Name	Description	R/W
31:0	V_PHY_T_	The start address of the physics mapping table about the V	RW
	ADDR	data (This register will work when the IPU_CONTROL.PAGE_MAP	
		is valid)	

## 27.3.10 OUT physics table address






### 


Bits	Name	Description	R/W
31:0	OUT_PHY_T_	The start address of the physics mapping table about the	RW
	ADDR	data which will be DMA out (This register will work when the	
		IPU_CONTROL.PAGE_MAP is valid)	

# 27.3.10.1 ADDRESS Mapping



The Y (U, V, OUT)\_PHY\_T\_ADDR should store the **base address** of the Y (U, V, OUT) physics-mapping table. In the Y (U, V, OUT) physics-mapping table, it should contain different physics page base address, and the physics page must be 4KB align.

### 27.3.11 Input Geometric Size Register




Bits	Name	Description	R/W
31:28	Reserved	Writing has no effect, read as zero.	R
27:16	IN_FM_W	The width of the input frame (unit: byte). Y data width is the	
		same as this value while U/V or Cb/Cr data width should do	
		relatively zoom in according to the source data format. And	RW
		in the package pattern, this value should be the Y data	
		width also.	



15:12	Reserved	Writing has no effect, read as zero.	R
11:0	IN_FM_H	The height of the input frame (unit: byte). Y data width is	
		same as this value while U/V or Cb/Cr data width should do	RW
		relatively zoom in according to the source data format.	


# 27.3.12 Input Y Data Line Stride Register



Bits	Name	Description	R/W
31:14	Reserved	Writing has no effect, read as zero.	R
13:0	Y_S	The line stride of the source Y data in the external memory	
		of separated Frame case or packaged YUV Frame stride.	RW
		(Unit: byte)	

<sup>\*</sup>Note: Y\_S should be world align.

# 27.3.13 Input UV Data Line Stride Register




Bits	Name	Description	R/W
31:29	Reserved	Writing has no effect, read as zero.	R
28:16	U_S	The line stride of the source U data in the external memory. (Unit: byte)	RW
15:13	Reserved	Writing has no effect, read as zero.	R
12:0	V_S	The line stride of the source V data in the external memory. (Unit: byte)	RW

<sup>\*</sup>Note: U\_S and V\_S should be word align.



### 27.3.14 Output Frame Start Address Register




Bits	Name	Description	R/W
31:0	OUT_ADDR *1	The output buffer's start address.	RW

**NOTE:** \*1. When the IPU\_CONTROL.DPAGE\_MAP == 1, the OUT\_ADDR should be the low 12 bits of the start virtual address.

2. it should be word align.

## 27.3.15 Output Geometric Size Register



Bits	Name	Description	R/W
31	Reserved	Writing has no effect, read as zero.	R
30:16	OUT_FM_W	The width of the output destination frame (unit: byte).	RW
15:13	Reserved	Writing has no effect, read as zero.	R
12:0	OUT_FM_H	The height of the output destination frame (unit: byte).	RW

### Note:


- 1. In the **package** out pattern, the OUT\_FM\_W should be the **pixel number** in a line.
- 2. In the **RGB** out pattern, the OUT\_FM\_W should be the **data space** width in the RAM.
- 3. In the out package pattern, the OUT\_FM\_W should better be even number, else IPU will fill the last Y pixel result with the last second Y pixel automatically.

For example: when the OUT\_FM\_W is an odd number (A), and the result will be like that: Y0, U, Y0, V

And when the OUT\_FM\_W is an even number (A+1), and the result is Y1, U, Y0, V




### 27.3.16 Output Data Line Stride Register



Bits	Name	Description	R/W
31:16	Reserved	Writing has no effect, read as zero.	R
15:0	OUT_S	The line stride of the destination data buffer in the external	RW
		memory. (Unit: byte)	1744


### 27.3.17 Resize Coefficients Table Index Register



Bits	Name	Description	R/W
31:21	Reserved	Writing has no effect, read as zero.	R
20:16	HE_IDX *1	Indicates the end address of the horizontal resize look up table.	RW
15:5	Reserved	Writing has no effect, read as zero.	R
4:0	VE_IDX *1	Indicates the end address of the vertical resize look up table.	RW

**Note:** The HE\_IDX (VE\_IDX) should be the depth of the horizontal (vertical) resize look up table **minus 1**.

### 27.3.18 CSC C0 Coefficient Register





Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	C0_COEF	The C0 coefficient of the YUV/YCbCr to RGB conversion.	RW
		C0_COEF = [C0 * 1024 + 0.5]	RVV


### Note:

 $R = C0*(Y - LUMA_OF) + C1*(Cr-CHROM_OF)$ 

 $G = C0*(Y - LUMA\_OF) - C2*(Cb-CHROM\_OF) - C3*(Cr-CHROM\_OF)$ 

 $B = C0*(Y - LUMA\_OF) + C4*(Cb-CHROM\_OF)$ 

# 27.3.19 CSC C1 Coefficient Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	C1_COEF	The C1 coefficient of the YUV/YCbCr to RGB conversion.	RW
		C1_COFF = [C1 * 1024 + 0.5]	ΚVV

### Note:

 $R = C0*(Y - LUMA\_OF) + C1*(Cr-CHROM\_OF)$ 

 $G = C0*(Y - LUMA\_OF) - C2*(Cb-CHROM\_OF) - C3*(Cr-CHROM\_OF)$ 

 $B = C0*(Y - LUMA_OF) + C4*(Cb-CHROM_OF)$ 

### 27.3.20 CSC C2 Coefficient Register

Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	C2_COEF	The C2 coefficient of the YUV/YCbCr to RGB conversion.	RW
		C2_COEF = [C2 * 1024 + 0.5]	KVV




#### Note:

 $R = C0*(Y - LUMA_OF) + C1*(Cr-CHROM_OF)$ 

 $G = C0*(Y - LUMA\_OF) - C2*(Cb-CHROM\_OF) - C3*(Cr-CHROM\_OF)$ 

 $B = C0*(Y - LUMA_OF) + C4*(Cb-CHROM_OF)$ 

# 27.3.21 CSC C3 Coefficient Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	C3_COEF	The C3 coefficient of the YUV/YCbCr to RGB conversion.	RW
		C3 COEF = [C3 * 1024 + 0.5]	LVA


#### Note:

 $R = C0*(Y - LUMA_OF) + C1*(Cr-CHROM_OF)$ 

 $G = C0*(Y - LUMA\_OF) - C2*(Cb-CHROM\_OF) - C3*(Cr-CHROM\_OF)$ 

 $B = C0*(Y - LUMA_OF) + C4*(Cb-CHROM_OF)$ 

# 27.3.22 CSC C4 Coefficient Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	C4_COEF	The C4 coefficient of the YUV/YCbCr to RGB conversion.	RW
		C4_COEF = [C4 * 1024 + 0.5]	KVV

#### Note:


 $R = C0*(Y - LUMA_OF) + C1*(Cr-CHROM_OF)$ 

 $G = C0*(Y - LUMA\_OF) - C2*(Cb-CHROM\_OF) - C3*(Cr-CHROM\_OF)$ 

 $B = C0*(Y - LUMA_OF) + C4*(Cb-CHROM_OF)$ 



# 27.3.23 Horizontal Resize Coefficients Look Up Table Register group



Bits	Name	Description	R/W
31:13	Reserved	Writing has no effect, read as zero.	R
12	START	This bit will indicate the horizontal coefficient writing start. The IPU will reset the entire horizontal coefficient and waiting the new coefficient writing	
11:2	W_COEF	Weighting coefficients, 10 bits length, that is to say the precision is 1/512. For up-scaling, $W_k = 1 - (k^*n/m - [k^*n/m]), \ k = 0, 1, \dots m-1.$ For down-scaling, for $(t=0, k=0; k < n; k++)$ { $ If ([(t^*n+1)/m] - k >=1) \{ W_k = 0; \} $ $ else if ((t^*n+1)/m - k == 0) \{ W_k = 1; t++; \} $ $ else \{ W_k = 1 - ((t^*n+1)/m - [t^*n/m]); t++; \} $ } $ W_COEF_k = [512 * W_k] \text{ (stands for get the rounding integer, } [20.33] = 20 \text{ while } [20.66] = 21) $ Here n stands for original pixel points, m stands for pixel points after resize. For example down-scaling 5:3, n = 5, m = 3. Moreover, m and n are prime, that is, for example 8:2 should be converted to 4:1. When IPU_CONTROL.RSZ_EN set as 1 and m:n = 1:1, all coefficients should be calculated as up-scale case.	W
1	IN_EN	Flag for whether new pixel would be used.  IN_EN = 0, no new pixel  IN_EN = 1, one new pixel  In down scale case, IN_EN always equals 1.  In up scale case,  For (i=0, k=0; k < m; k++) {  If(i<= k*n/m) { IN_EN k = 1; i++;}  else { IN_EN k = 0;} }	RW



RW

### **NOTES:**

The coefficient number equals to max (m, n). HLUT (horizontal look up table) and VLUT (vertical look up table) are independent, so the two tables may have different coefficient number. Therefore.

RSZ\_COEF\_INDEX.VIDX = The coefficient number of VLUT – 1
RSZ\_COEF\_INDEX.HIDX = The coefficient number of HLUT – 1

Moreover, when m=1 for down-scaling, discard above formula and use following rules:

- 1.  $W_COEF_0 = 256 (W_0 = 0.5)$ , and  $W_COEF_{1 \sim n-1} = 0$
- 2. IN\_EN always equals 1
- 3. OUT\_EN<sub>0</sub> = 1, and OUT\_EN<sub>1 ~ n-1</sub> = 0

Following are two examples of setting LUT

### Resize coefficients for 7:3


W	W_COE	IN_EN	OUT_EN	Pixel	Pixel	OUT
	F			1	2	
2/3	341	1	1	P [0]	P [1]	P [0] * 2/3 + P [1] * 1/3
0	0	1	0	P [1]	P [2]	No new pixel out
1/3	171	1	1	P [2]	P [3]	P [2] * 1/3 + P [3] * 2/3
0	0	1	0	P [3]	P [4]	No new pixel out
0	0	1	0	P [4]	P [5]	No new pixel out
1	512	1	1	P [5]	P [6]	P [5] * 1 + P [6] * 0
0	0	1	0	P [6]	P [7]	No new pixel out

### Resize coefficients for 3:5

W	W_COE	IN_EN	OUT_EN	Pixel	Pixel	OUT
	F			1	2	
1	512	1	1	P [0]	P [1]	P [0] * 1 + P [1] * 0
2/5	205	0	1	P [0]	P [1]	P [0] * 2/5 + P [1] * 3/5
4/5	410	1	1	P [1]	P [2]	P [1] * 4/5 + P [2] * 1/5
1/5	102	0	1	P [1]	P [2]	P [1] * 1/5 + P [2] * 4/5
3/5	307	1	1	P [2]	P [3]	P [2] * 3/5 + P [3] * 2/5



### 27.3.24 Vertical Resize Coefficients Look Up Table Register group



<sup>\*</sup>Function descriptions are same as horizontal LUT.

### 27.3.24.1 Calculation for Resized width and height

For software, to preset correct value for register OUT GS, please refer to following formula.

Set IW stand for original input frame width, IH stand for original input frame height, OW stand for new frame width after resize, OH stand for new frame height after resize.

### In Up-scale case (n < m):

```
If [(IW - 1) * (m/n)] * (n/m) ==(IW-1) then

OW = [(IW - 1) * (m/n)] + 1;

Else OW = [(IW - 1) * (m/n)] + 2;

If [(IH - 1) * (m/n)] * (n/m) == (IH-1) then

OH = [(IH - 1) * (m/n)] + 1;

Else OH = [(IH - 1) * (m/n)] + 2;

In Down-scale case (n>m):

If [(IW - 1) * (m/n)] * (n/m) ==(IW-1) then

OW = [(IW - 1) * (m/n)];

Else OW = [(IW - 1) * (m/n)] + 1;

If [(IH - 1) * (m/n)] * (n/m) ==(IH-1) then

OH = [(IH - 1) * (m/n)];

Else OH = [(IH - 1) * (m/n)] + 1;
```


#### For example:

A 36x46 frame with the horizontal resize ratio of 4:5 (up-scale) and vertical resize ratio of 7:6 (down-scale), by the expressions above we get its new size after resize from the following process.

For Width: 
$$[(36 - 1) * (5/4)] * (4/5) = 34.4 \neq (36-1)$$
  
So OW =  $[(36 - 1) * (5/4)] + 2 = 45$   
For Height:  $[(46 - 1) * (6/7)] * (7/6) = 44.33 \neq (46 - 1)$   
So OH =  $[(46 - 1) * (6/7)] + 1 = 39$ 



# 27.3.25 CSC Offset Parameter Register



Bits	Name	Description	R/W
31:24	Reserved	Writing has no effect, read as zero.	R
23:16	CHROM_OF	Chroma offset value	RW
15:8	Reserved	Writing has no effect, read as zero.	R
7:0	LUMA_OF	Luma offset value	RW

### Note:

 $R = C0*(Y - LUMA\_OF) + C1*(Cr-CHROM\_OF)$ 

 $G = C0*(Y - LUMA\_OF) - C2*(Cb-CHROM\_OF) - C3*(Cr-CHROM\_OF)$ 

 $B = C0*(Y - LUMA\_OF) + C4*(Cb-CHROM\_OF)$ 



# 27.4 IPU Operation Flow

# **27.4.1 CONTROL SET**

Step No.	Action	Register	Note
Base	Enable IPU Chip (IPU_CONTROL)	CHIP_EN	
0	Read the END flag and do the next steps (IPU_STATUS)	Wait (END == 1)	Here you can also clean the END flag, but for <b>low power</b> consumer, we do not commend this.
1	Set IPU primary control (IPU_CONTROL)	VRSZ_EN HRSZ_EN CSC_EN IRQ_EN	For saving power, when there is no vertical or horizontal resize, disable it
2	Set IPU source data control (IPU_CONTROL)	Source data package SPKG_SEL Source address mapping SPAGE_MAP	
3	Set IPU destination data control (IPU_CONTROL)	Output data destination LCDC_SELDestination address mapping DPAGE_MAPDestination display mode DISP_ SEL Initial field select FIELD_SEL	
4	Set scale flag (IPU_CONTROL)	V_SCALE H_SCALE	



# **27.4.2 FORMAT SET**

Step No.	Action	Register	Note
5	Set IPU frame format (D_FMT)	Source data format IN_FMT	It just works when the source is not package (IPU_CONTROL.SPKG_SEL =0)
		Input data packaged offset IN_OFT	It just works when the source is package (IPU_CONTROL.SPKG_SEL =1)
		Output data packaged offset YUV_PKG_OUT_OFT	Only used in CSC disable case and in the packaged case
		Destination data format OUT_FMT	
		Output data packaged offset RGB_OUT_OFT	Only used in RGB output case
		RGB888 out format RGB_888_OUT_FMT	Only used in RGB 888 output case

# 27.4.3 INPUT FRAME INFORMATION SET

Step No.	Action	Register	Note
6	Set input frame size	Input frame width	In the package
	(IN_FM_GS)	IN_FM_W	pattern, this value
			should be the Y data
			width also.
		<ul><li> Input frame height IN_FM_H</li></ul>	
7	Set input frame stride	Y frame stride Y_STRIDE.Y_S U frame stride UV_STRIDE.U_S V frame stride UV_STRIDE.V_S	



8	Set input data start address	Y frame start address	In the address
J	oot input data start address	Y_ADDR	mapping mode, the
		U frame start address	address should be
		U_ADDR	the low 12 bits of the
		V frame start address	first virtual base
		V_ADDR	address

# 27.4.4 OUTPUT FRAME INFORMATION SET

Step No.	Action	Register	Note
9	Set output frame size:	Output frame width	In the out
	(OUT_GS)	OUT_FM_W	package pattern,
			the OUT_FM_W
			should better be
			even number
		Output frame height	
		OUT_FM_H	
10	Set output frame stride	Output frame stride	
		OUT_STRIDE	
11	Set output data start	Output frame start address	In the address
	address	OUT_ADDR	mapping mode, the
			address should be
			the low 12 bits of the
			virtual base address

# 27.4.5 ADDRESS MAPPING SET

Step No.	Action	Register	Note
12	Set the start address of the	Y_PHY_T_ADDR	It just works when
	address mapping table for	U_PHY_T_ADDR	the source
	source address	V_PHY_T_ADDR	address mapping
13	Set the start address of the address mapping table for destination address	OUT_PHY_T_ADDR	It just works when the output address mapping



# 27.4.6 CSC SET

Step No.	Action	Register	Note
14	Set CSC coefficients:	CSC_C0_COEF	It just works when
		CSC_C1_COEF	CSC is enable
		CSC_C2_COEF	
		CSC_C3_COEF	
		CSC_C4_COEF	
15	Set CSC offset (CSC_OFSET_PARA)	LUMA_OF CHROM_OF	It just works when CSC is enable

# 27.4.7 RESIZE TABLE SET

Step No.	Action	Register	Note
16	Set resize coefficients table index register RSZ_COEF_INDEX	Vertical LUT VE_IDX Horizontal LUT HE_IDX	The HE_IDX (VE_IDX) should be the depth of the horizontal (vertical) resize look up table minus 1
17	Start vertical direction look-up set VRSZ_COEF_LUT	START =1	Before initial the VRST LUT, this step is necessary
18	Set Vertical direction Look-Up Table: VRSZ_COEF_LUT	VRSZ_COEF_LUT	
19 *	Start horizontal direction look-up set HRSZ_COEF_LUT	START =1	Before initial the HRST LUT, this step is <b>necessary</b>
20	Set Horizontal direction Look-Up Table: HRSZ_COEF_LUT	HRSZ_COEF_LUT	



# **27.4.8 RUN IPU && WAIT END**

```
21 Clean_end_flag and RUN IPU Clean_end_flag();
Start_ipu()

Next picture operation again
```

# 27.5 Operation example

### Table 5.1 no mapping mode

Step	Action
Base	Chip_enable()
0	Do { } while {!polling_end_flag}
1	set_primary_ctrl(VRSZ_ENABLE, HRSZ_ENABLE, CSC_EN, irq_en ); //
2	set_source_ctrl(source_pkg_sel, SPAGE_SEL);
3	set_out_ctrl(lcdc_sel, DPAGE_SEL, DISP_SEL, FIELD_SEL, FIELD_CONF_EN );
4	set_scale_ctrl(V_SCALE, H_SCALE );
5	set_ipu_fmt(RGB888_OUT_FMT, OUT_OFT_RGB, OUT_FMT, OUT_Y1UY0V,
	IN_OF_YUYV, IN_FM_YUV444 );
6	set_inframe_gsize(FIN_W, FIN_H, FIN_Y_STRIDE, FIN_U_STRIDE, FIN_V_STRIDE );
7	set_y_addr((unsigned int)fin_y & 0x1FFFFFFF);
	set_u_addr((unsigned int)fin_y & 0x1FFFFFFF);
	set_v_addr((unsigned int)fin_y & 0x1FFFFFFF);
8	set_outframe_gsize(FOUT_W, FOUT_H , FOUT_STRIDE);
9	set_out_addr((unsigned int)fout & 0x00000FFF);
10	set_csc_c0(YUV_CSC_C0);
	set_csc_c1(YUV_CSC_C1);
	set_csc_c2(YUV_CSC_C2);
	set_csc_c3(YUV_CSC_C3);
	set_csc_c4(YUV_CSC_C4);
11	set_csc_ofset_para(128, 0);
12	set_rsz_lut_end(H_MAX_LUT-1, V_MAX_LUT-1);
13	start_hlut_coef_write();
	note: This step is necessary before write new LUT
14	for (i=0;i <h_max_lut;i++) td="" {<=""></h_max_lut;i++)>
	set_hrsz_lut_coef(h_lut[i].coef, h_lut[i].in_n, h_lut[i].out_n);
	}
15	start_vlut_coef_write();
	note: This step is necessary before write new LUT
16	for (i=0;i <v_max_lut;i++) td="" {<=""></v_max_lut;i++)>
	set_vrsz_lut_coef(v_lut[i].coef, v_lut[i].in_n, v_lut[i].out_n);
	}



17 Clean\_end\_flag(); run\_ipu();

#### Table 5.2 mapping mode

```
Step
          Action
         y_phy_table[0] = ((unsigned int)fin_y & 0x0FFFF000) | 0x200000000;
Prepare
          u phy table[0] = ((unsigned int)fin u & 0x0FFFF000) | 0x20000000;
          v phy table[0] = ((unsigned int)fin v & 0x0FFFF000) | 0x20000000;
                       out phy table[0] = ((unsigned int)fout & 0x0FFFF000) | 0x20000000;
            for (i = 1; i < 100; i++){
              y_phy_table[i] = y_phy_table[i-1] + 4096 ;
              u phy table[i] = u phy table[i-1] + 4096;
              v_phy_table[i] = v_phy_table[i-1] + 4096;
                                   out_phy_table[i] = out_phy_table[i-1] + 4096;
          Chip enable()
 Base
   0
          Do { } while {!polling end flag}
   1
          set primary ctrl(VRSZ ENABLE, HRSZ ENABLE, CSC EN, irg en ); //
   2
          set_source_ctrl(source_pkg_sel, SPAGE_SEL);
   3
          set_out_ctrl(lcdc_sel, DPAGE_SEL, DISP_SEL, FIELD_SEL, FIELD_CONF_EN );
          set_scale_ctrl(V_SCALE, H_SCALE );
   4
   5
          set ipu fmt(RGB888 OUT FMT, OUT OFT RGB, OUT FMT, OUT Y1UY0V,
                    IN OF YUYV, IN FM YUV444);
          set inframe gsize(FIN W, FIN H, FIN Y STRIDE, FIN U STRIDE, FIN V STRIDE);
   6
   7
          set y addr((unsigned int)fin y & 0xFFF);
          set_u_addr((unsigned int)fin_y & 0xFFF);
          set v addr((unsigned int)fin y & 0xFFF);
   8
          set outframe gsize(FOUT W, FOUT H, FOUT STRIDE);
   9
          set_out_addr((unsigned int)fout & 0x00000FFF);
  10
          set_y_phy_t_addr((unsigned int)y_phy_table & 0x1FFFFFFF);
          set_u_phy_t_addr((unsigned int)u_phy_table & 0x1FFFFFF);
          set v phy t addr((unsigned int)v phy table & 0x1FFFFFFF);
          set out phy t addr((unsigned int)out phy table & 0x1FFFFFFF);
  11
          set csc c0(YUV CSC C0);
          set_csc_c1(YUV_CSC_C1);
          set_csc_c2(YUV_CSC_C2);
          set csc c3(YUV CSC C3);
          set csc c4(YUV CSC C4);
  12
          set_csc_ofset_para ( 128, 0 );
  13
          set_rsz_lut_end(H_MAX_LUT-1, V_MAX_LUT-1);
  14
          start hlut coef write();
          note: This step is necessary before write new LUT
```



```
for (i=0;i<H_MAX_LUT;i++) {
        set_hrsz_lut_coef(h_lut[i].coef, h_lut[i].in_n, h_lut[i].out_n);
    }

16    start_vlut_coef_write();
    note: This step is necessary before write new LUT

17    for (i=0;i<V_MAX_LUT;i++) {
        set_vrsz_lut_coef(v_lut[i].coef, v_lut[i].in_n, v_lut[i].out_n);
      }

18    Clean_end_flag();
    run_ipu();</pre>
```



# 27.6 Appendix

# A1. Resizing size feature

Input size (W x H)		Output size (W x H)	
Min	2x2	Disable	Min: 2x2
		vertical scale	Max: 4095x4095
Max	4095x4095	Enable	Min: 2x2
		vertical scale	Max: 800x4095

# A2. Color convention feature


Source	Output	Parameter configure (necessary)
format	format	
RGB	RGB	IPU_CONTROL.CSC_EN =0
		IPU_CONTROL. SPKG_SEL = 0
		D_FMT. IN_FMT = 2'b10 (YUV 4:4:4)
		D_FMT.OUT_FMT = 2'b00, 2'b01, 2'b10
YUV	RGB	IPU_CONTROL.CSC_EN =1
		IPU_CONTROL. SPKG_SEL
		D_FMT. IN_FMT
		D_FMT. IN_OFT (IPU_CONTROL. SPKG_SEL == 1)
		D_FMT.OUT_FMT = 2'b00, 2'b01, 2'b10
		D_FMT.RGB_OUT_OFT.
		CSC_C0 (1,2,3,4)_COEF, CSC_OFSET_PARA
YUV	YUV (package)	IPU_CONTROL.CSC_EN =0
		IPU_CONTROL. SPKG_SEL
		D_FMT. IN_FMT
		D_FMT. IN_OFT (IPU_CONTROL. SPKG_SEL == 1)
		D_FMT.OUT_FMT = 2'b11



# A3. YUV/YCbCr to RGB CSC Equations

Input data	Matrix	CSC_COEF
	R = C0*(Y - X0) + C1*(V-128)	CSC_C0_COEF = 0x400
	$G = C^0*(Y - X0) - C2^*(U-128) - C3^*(V-128)$	CSC_C1_COEF= 0x59C
	B = C0*(Y - X0) + C4*(U-128)	CSC_C2_COEF = 0x161
	X0: 0	CSC_C3_COEF = 0x2DC
YUV	C0: 1	CSC_C4_COEF = 0x718
	C1: 1.4026	
	C2: 0.3444	
	C3: 0.7144	
	C4: 1.7730	
	R = C0*(Y - X0) + C1*(Cr-128)	CSC_C0_COEF = 0x4A8
	G = C0*(Y - X0) - C2*(Cb-128) - C3*(Cr-128)	CSC_C1_COEF = 0x662
	B = C0*(Y - X0) + C4*(Cb-128)	CSC_C2_COEF = 0x191
	X0: 16	CSC_C3_COEF = 0x341
YCbCr	C0: 1.164	CSC_C4_COEF = 0x811
	C1: 1.596	
	C2: 0.391	
	C3: 0.813	
	C4: 2.018	


# A4. Output data package format (RGB order)





# A5. Source Data storing format in external memory (separated YUV Frame)

Example: YUV420 118x80 frame



Note: 1. Every line's start address should be word aligned.

- 2. All pixel data should be stored as little-endian format.
- Destination data (RGB) storing format in external memory is similar with above figure, but RGB555
  and RGB565 frame's every line start address can be half-word aligned (RGB888 frame still need
  word aligned).



# **28 IDCT**

# 28.1 Overview

MIDCT\_4X4 module performs the 4X4 IDCT (DCT) transform. It will be located on the AHB bus.

- 1. Input and output data: 4x4 matrix.
- 2. Support DCT and IDCT transform: HAMA (DCT, IDCT), H264 (DCT, IDCT), REAL (IDCT), and WMV (IDCT).
- 3. Support single IDCT (DCT) transforms or sequential IDCT (DCT) transforms.
- 4. Support access to TCSM

### 28.1.1 Block




figure 1.1 the Block about the MIDCT\_4x4

### 28.1.2 Fundamental

When the MIDCT\_4X4 is enabled, the MIDCT\_4X4 can be started by the programmer to do the 4x4 DCT or IDCT transform to one or some 4x4 data block.


The outside needs to configure the necessary register to the MIDCT\_4X4 before start new transforms. The MIDCT\_4X4 will run on different modes, which is decided by some parameters. When all the transform has finished, the END flag(MIDCT\_4X4\_END) will be asserted high.



# 28.2 Registers Descriptions

The physical address base for the address-mapped registers of MIDCT is 0x130c0000.

# 28.2.1 MIDCT\_4X4 Globe control and status register




Bits	Name	Description	R/W
31:26	RESERVE	Can not write and read it is 0	R
25:24	ERROR	The error status: (can be reset by the FRESH)	R
		00: reserved	
		01: not support the configure video with the type	
23:5	RESERVE	Can not write and read it is 0	R
4	FRESH	1: reset the entire module	R/W
3	RESERVE	Can not write and read it is 0	R
2	DESP_	Select the IDCT run mode:	R/W
	SEL	0: signal IDCT transfer mode	
		1: descript IDCT transfer mode	
1	START	Start the IDCT transform	R/W
0	IDCTE	Global 4x4 IDCT enable. 0⇔disable; 1⇔enable (can not be reset	R/W
		by the FRESH)	

**NOTE:** The **MIDCT\_4X4\_GCSR** cannot be configured by the descript node. It only can be configured by the software.




### 28.2.2 MIDCT\_4X4 end register



Bits	Name	Description	R/W
31:1	RESERVE	Can not write and read it is 0	R
0	END	The IDCT transfer end flag. 1: End	R/W
		When the DESP_SEL is 1, it will be 1 when all the IDCT transforms	
		which has been configured in the descript chain has finished. And	
		when the DESP_SEL is 0, it will be 1 when one IDCT transform has	
		finished.	
		Programmer only can write it to 0.	

When the END is high, it means the IDCT is free now and the IDCT can do the next transform again.


### 28.2.3 MIDCT\_4X4 Descriptor Head Address (DHA)



Bits	Name	Description	RW
31:0	DHA	Descriptor Head Address (word align && can not be read)	W

**NOTE:** The **MIDCT\_4X4\_DHA** cannot be configured by the descript dma. It only can be configured by the software when the MIDCT\_4X4\_GCSR.DESP\_SEL is 1.

# 28.2.4 MIDCT\_4X4 video and type Register





Bits	Name	Description	R/W
31:22	RESERVE	Can not write and read it is 0	R
17:16	VIDEO	Configure the video format (can not be reset by the FRESH) 00: HAMA 01: H264 10: REAL 11: WMV	R/W
15:2	RESERVE	Can not write and read it is 0	R
1:0	TYPE	Indicate different IDCT or DCT transform in different video (can not be reset by the FRESH)	R/W

#### **NOTES:**

- 1. The MIDCT\_4X4\_VTR can be configured by the software in the single transform mode and by the descript-DMA in the sequential mode.
- 2. A transform begins with the assertion of the START and end with that all the result data has been sent to the configured address space, which is indicated by the MIDCT\_4X4\_OUT\_ADDR.
- 3. When the END is 1, the programmers need to clean the MIDCT\_4X4\_GCSR.END to 0 and then can re-configure the MIDCT\_4X4 again and restart a new IDCT transform again.
- 4. The following table shows the IDCT or DCT transform with different VIDEO and different TYPE in CodeC

Video	TYPE	Function name in C
00(HAMA)	00	Hama_dct
	01	Hama_idct
01(H264)	00	H264_DCT
	01	ff_h264_idct_add_c
	10	ff_h264_lowres_idct_add_c
10/DEAL)	00	C. Intro 16 v 16 I Trop of a mod v 4
10(REAL)	00	C_Intra16x16ITransform4x4
	01	C_ITransform4x4
11(WMV)	00	vc1_inv_trans_4x4_c

Others value is reserved, and the user set other value, the ERROR will be set to 01


### 28.2.5 MIDCT\_4X4\_INPUT\_ADDR Register



31:0 INPUT\_ADDR The source data base address which should WORLD align R/W

**NOTE:** The **MIDCT\_4X4\_INPUT\_ADDR** can be configured by the software in the single transform mode and by the descript DMA in the sequential mode.


### 28.2.6 MIDCT\_4X4\_OUT\_ADDR Register



BitsNameDescriptionR/W31:0OUT\_ADDRThe 4x4 transform result data store base address which should WORLD alignR/W

**NOTE:** The **MIDCT\_4X4\_OUT\_ADDR** can be configured by the software in the single transform mode and by the descript DMA in the sequential mode.

### 28.2.7 MIDCT\_4X4\_INOUT\_STR Register



Bits	Name	Description	R/W
31:24	RESERVE		
23:16	OUTPUT_STR	The line stride of the result data (4x4) (half-word align) (unit:	R/W
		byte)	
15:8	RESERVE		
7:0	INPUT_STR	The line stride of the source data (4x4) (half-Word align) (unit: byte)	R/W



### 28.3 DATA format




figure 4.1 Data format in REAL case

The above figure shows the format about the data in REAL case. In this case a world is a pixel in the input and a half-word is a pixel in the output.




figure 4.2 other case

And the figure 5.2 shows the format about the DCT transform result. In this case the result pixel is 16 bits wide. This case will happen in the HAMA, H264, and WMV case with IDCT result, or in the HAMA and H264 DCT transform.



# 28.4 Descript Mode

IDCT can run in descript chain mode. In this mode, user can make the IDCT finish serial IDCT operation by descript chain on the AHB1 space.

### 28.4.1 Link structure




Figure 5.1 Discontinue address space link

In the descript chain each nod contains two parts. One is the node header and the other is node data. The node header will tell IDCT about the current node data information such as the node length, node type, whether it is the last node in the chain and so on. And the node data part will contain the IDCT control information that tells IDCT where to fetch the source data, how to operate the data, and where indicate the result data and so on.

### 28.4.2 Node header

Word order	Bit	Name	Function
0 <sup>th</sup>	31	CMD	0:invalid command
			1:next two word is command for ddma
	30~0	Reserved	
1th	31~24	CSA	Downward config start address,
	23	Reserved	
	22-16	DTC <sup>1</sup>	Transfer Counter, 1-word unit
	15~7	Reserved	
	6	ND_DN	The IDCT will auto start once IDCT transfer in this node:
			1: auto start
			0: not auto start
			NOTE: usually this bit should be set 1 except some condition, for
			detail please refer to Address node
	5~4	ND_TYPE	Current node body type.



		00: Data node
		01: Offset node
		10: Address node
		11: Reserved
3	ND_HSK	Does next node do not handshake with host module?
		0: next node do not need handshake
		1: need handshake.
2	ND_CKG <sup>3</sup>	Cock gating mode
		0: besides end_flag, ddma also participates gating
		1: gating only by end_flag
		—   : software deassert, ddma assert.
		When CKG clear, even current node is end of link, ddma would
		pend for Actv from host module.
1	ND_CY <sup>3</sup>	Cycle Chain, return to DHA
0	ND_LINK	Indicator, if there are more nodes

#### Note:

- At most 127 config word data, not including 1-word head. If offset explained, it takes up 254 words space
- 2. Caution when enter cycle chain. If CY set, DHA isn't change, dmac enter a chain link forever. But with subtle configuration, set cy chain and also change dha value of ddma, next node transfer would start from dha address. So the configuration data don't need to store at the continuous memory space.
- 3. There are two link end at one link now. One for config end, the other for ddma end

### 28.4.3 Node Type

### A. Offset node

This node is consistent with elder version IDCT. Every following configured data is company with one offset address. High 24bit of offset word is mask value to protect bit position of the configuring data; low 8bit of offset word is address of the configuring data in host module. The node type must be consistent with the ND\_TYPE in Header.






Figure 5.2 offset node structure

#### B. Data node

In this node, DMA in IDCT would generate offset address continues start from MIDCT\_4x4\_CSA, downward to Header.CSA-Header.DTC\*4.




Figure 5.3 without offset node structure

### C. Address node

In this node, DMA in IDCT would SINGLE transfer every data as its company address






Figure 28.4 Address node


**Note**: In the address node, the user can control the IDCT write some data to configurable address in descript chain. If the Header. ND\_DN has been set to 1 in one node, after each node has been read by IDCT, the IDCT will do once IDCT transform automatically. So if the user just needs the IDCT write a fixed data to an address in the chain, it has two ways.

- 1. It can keep the Header. ND\_DN to be 1 and configure the address and data. That is all. In this way the user must be clear that in this node, the IDCT will do an IDCT transform which using the last node parameters if in this node hasn't configured the control content to IDCT.
- 2. It can change the Header. ND\_DN to be 0 and configure the address and data. In this way the IDCT will not do the IDCT transform after read the node. But the end flag(MIDCT\_4X4\_END) will not be pull up. So in this way, the user should try to use this way as less as possible. And if it must to use the way, it's necessary to use this in the last node of a chain and write a flag value to a configured address to indicate the end. And the user can polling the configured end address to know whether the IDCT has finished a chain and can restart it.




# 28.5 Operation flow

# 28.5.1 Single Mode





# 28.5.2 Descript Mode






# 29 Motion Compensation

### 29.1 Overview

MC (Motion Compensation) is a hard block designed for pixel interpolation during motion compensation of MPEG-1/2/4, H.263/H.264, WMV1, WMV2, VC-1, RV8 and RV9 decoding process. It has independent DMA route, furthermore a special 8K Cache is embedded for reference frame data's fetching efficiency promotion so that before each P/B frame's beginning decoding which should be flushed by SW.




### 29.1.1 Features

- Input data: reference frame data from external memory; descriptor-chain data from on-chip memory (TCSM)
- Output data: reconstructed data write back to on-chip memory (TCSM)
- Processing format:
  - -- Half-pixel interpolation
  - -- MPEG-4 8-tap Quarter-pixel interpolation
  - --H.264 6-tap Quarter-pixel interpolation
  - -- Eighth-pixel (H.264 chroma, VC-1 chroma) interpolation
  - --WMV2 4-tap Quarter-pixel interpolation
  - -- VC-1 4-tap Quarter-pixel interpolation
  - --RV8 4-tap Third-pixel interpolation
  - --RV8 Chroma interpolation (2-tap Third-pixel)
  - -- RV9 6-tap Quarter-pixel interpolation
  - --RV9 Chroma interpolation (2-tap Quarter-pixel)
- Processing block size: 2x2, 2x4, 4x2, 4x4, 4x8, 8x4, 8x8, 8x16, 16x8, 16x16



# 29.1.2 Block Diagram






# 29.2 Register definition

The physical address base for the address-mapped registers of MC is 0x13090000.

### 29.2.1 MC Control Register




Bits	Name	Description	R/W	
31:5	Reserved	Writing has no effect, read as zero.	R	
4	MCBRG_EN	MC access external memory via appropriative bridge (set 1 to		
		this bit) or general bridge (set 0 to this bit).		
3	MCC_DIS	MC Cache disable, set 1 to disable DMA input data's passing		
		MC Cache. It is only used and must be used when MC is used		
		for fixed address buffer data's copying, so in common		
		interpolation use, this bit should never be set.		
2	MCC_CLR	MC Cache Clear.	W	
		When this bit is set, MC cache clear its set tag and after each		
		tag's clearing this bit is automatic cleared by MC itself, that is to		
		say this bit is non-eyeable to SW.		
1	MC_RST	Reset MC. Writing 1: reset MC; 0: no effect. Read as zero	W	
0	MC_EN	MC enable 1: enable; 0: disable	RW	
		Once MC enabled, MC works until flag OUT_END in the		
		MC_STAT is set with value 1. Also, when MC_EN is set after		
		MCC_CLR, MC would not start working immediately but wait		
		until MC Cache Clear done.		

### **NOTES:**

Setting value 1 to MC\_RST will reset all software visible MC registers immediately. It is not recommended that stopping MC abruptly by clearing MC\_EN when MC is running (MC\_EN=1, OUT\_END=0), or writing value 1 to MC\_RST when DMA (in or out) is working (MC\_EN=1, OUT\_END=0), otherwise, the result is unpredictable.



### 29.2.2 MC Status Register




Bits	Name	Description	R/W
31:2	Reserved	Writing has no effect, read as zero.	R
1	DL_END	Descriptor line ending flag. 1: finished; 0: not finished When descriptor-DMA is used (several block's interpolation	
		done by MC automatically), this bit is only set by MC till last	
		block's finishing interpolation, so SW must read out this bit to	
		do sync with MC. It needs be cleared by SW or descriptor-DMA	
		before MC next time's starting.	
0	BLK_END	Block interpolation ending flag. 1: finished; 0: not finished	R/W
		Either descriptor-DMA is used or not used, this bit would be set	
		as soon as a block's interpolation done. HW can only set value	
		1, so it needs be cleared by SW or descriptor-DMA before MC	
		next time's starting. If MC_CTRL.MC_EN is set, SW clear	
		BLK END, MC will run automatically.	

### 29.2.3 Reference Block Address Register



BitsNameDescriptionR/W31:0REF ADDRReference block start addressRW

### 29.2.4 Current Block Address Register





Bits	Name	Description	R/W
31:0	CURR_ADDR	Current block's start address.	RW
		Requirements: it can be half-word aligned in case of 2 pixel	
		width block, otherwise, it must be word-aligned.	

# 29.2.5 Block Information Register

	BL	K_	INF	0																											0:	x10
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRAN			Т	RA	N_\	N					TR	RAN	<u> </u> H							ı	TP_	FM	IT					W 710	DLA_VV	2	PLV-I
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W									
31	TRAN	Indicates MC works in Data Transfer mode:	RW									
		0: normal mode										
		1: Transfer mode:										
		MC only used as a block data transfer module, it normal										
		video decoding process, this bit should not be set.										
30~23	TRAN_W	When MC works in TRAN mode, it indicates block width to	RW									
		be transferred, its unit is byte and the legal range is 1~255.										
22:16	TRAN_H	When MC works in TRAN mode, it indicates block height to	RW									
		be transferred, its unit is byte and the legal range is 1~126.										
15:12	Reserved	Writing has no effect, read as zero.	R									
11:8	ITP_FMT	Indicate current interpolation's type	RW									
		0000: MPEG HPEL (Half-pixel interpolation)										
		0001: MPEG QPEL (8-tap Quarter-pixel interpolation)										
		0010: H264 QPEL (6-tap Quarter-pixel interpolation)										
		0011: H264 EPEL (2-tap Eighth-pixel interpolation)										
		0101: WMV2 QPEL (4-tap Quarter-pixel interpolation)										
		0110: VC1 QPEL (4-tap Quarter-pixel interpolation)										
		0111: RV8 TPEL (4-tap Third-pixel interpolation)										
		1000: RV8 CHROM (2-tap Third-pixel interpolation)										
		1001: RV9 QPEL (6-tap Quarter-pixel interpolation)										
		1010: RV9 CHROM (2-tap Quarter-pixel interpolation)										
		Other: reserved										
7:4	Reserved	Writing has no effect, read as zero.	R									
3:2	BLK_W	Indicate reference block's width (Unit: pixel)	RW									
		00 201 4										
		10 811 16										
1:0	BLK_H	Indicate reference block's height (Unit: pixel)	RW									



00 2	01 4	
10 8	11 16	

#### Note:


Legal block size in each format filter:

- ◆ MPEG HPEL: 4x4, 4x8, 8x4, 8x16, 16x8, 16x16
- ◆ MPEG QPEL: 8x8, 16x16
- ◆ H264 QPEL: 4x4, 4x8, 8x4, 8x16, 16x8, 16x16
- ◆ H264 EPEL: 2x2, 2x4, 4x2, 4x4, 4x8, 8x4, 8x16, 16x8, 16x16
- ◆ RV9 QPEL: 4x4, 4x8, 8x4, 8x16, 16x8, 16x16
- ◆ RV9 CHROM: 4x4, 4x8, 8x4, 8x16, 16x8, 16x16
- ◆ RV8 TPEL: 4x4, 4x8, 8x4, 8x16, 16x8, 16x16
- ◆ RV8 CHROM: 4x4, 4x8, 8x4, 8x16, 16x8, 16x16
- ◆ VC1 QPEL: 4x4, 4x8, 8x4, 8x16, 16x8, 16x16
- ◆ WMV2 QPEL: 4x4, 4x8, 8x4, 8x16, 16x8, 16x16


# 29.2.6 Interpolation Information Register

Bits	Name	Description	R/W						
31:21	Reserved	Writing has no effect, read as zero.	R						
20	IRND	Interpolation AVG rounding disable. (Interpolation AVG means	RW						
		AVG from integral pixel to half-pixel or from half-pixel to							
		quarter-pixel, it's an information decoded from the decoder)							
		For example: MPEG-HPEL interpolation							
		IRND = 0:							
		HPEL pixel = (integral pixel0 + integral pixel1 + 1)/2							
		IRND = 1:							
		HPEL pixel = (integral pixel0 + integral pixel1)/2							
19:16	ITP_CASE	It indicates the interpolated sub-pixels' positions, while its	RW						
		value has the different significances in distinct interpolation							
		types.							
		Half-pixel interpolation:							
		0000: H0V00010: H2V0							
		1000: H0V21010: H2V2							
		Others: reserved							

















	It is obvious that they are equivalent.  Here RND0 = 16; RND1 = 0.	
--	--	--



#### 29.2.7 Frame Stride Register



Bits	Name	Description	R/W
31:28	Reserved	Writing has no effect, read as zero.	R
27:16	CURR_STRD	Reconstruction buffer's stride in on-chip memory. (Unit: byte)	RW
15:12	Reserved	Writing has no effect, read as zero.	R
11:0	REF_STRD	Reference frame's stride in the external memory. (Unit: byte)	RW

#### 29.2.8 TAP Filter Coefficient Register

Bits	Name	Description	R/W
31:24	TAP_COEF4	4 <sup>th</sup> tap coefficient	RW
23:16	TAP_COEF3	3 <sup>rd</sup> tap coefficient	RW
15:8	TAP_COEF2	2 <sup>nd</sup> tap coefficient	RW
7:0	TAP_COEF1	1 <sup>st</sup> tap coefficient	RW

STEP1\_COEF\_REG2

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TAP\_COEF8

TAP\_COEF7

TAP\_COEF6

TAP\_COEF5

TAP\_COEF5

Bits	Name	Description	R/W
31:24	TAP_COEF8	8 <sup>th</sup> tap coefficient	RW
23:16	TAP_COEF7	7 <sup>th</sup> tap coefficient	RW
15:8	TAP_COEF6	6 <sup>th</sup> tap coefficient	RW
7:0	TAP_COEF5	5 <sup>th</sup> tap coefficient	RW



# STEP2\_COEF\_REG1 Step 2\_Coef\_Reg1 Step 2\_Coef\_R

Bits	Name	Description	R/W
31:24	TAP_COEF4	4 <sup>th</sup> tap coefficient	RW
23:16	TAP_COEF3	3 <sup>rd</sup> tap coefficient	RW
15:8	TAP_COEF2	2 <sup>nd</sup> tap coefficient	RW
7:0	TAP_COEF1	1 <sup>st</sup> tap coefficient	RW

	STEP2_COEF_REG2 0x2														28																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TAP_COEF8										TAI	P_C	OE	F7					TA	P_(	COF	EF6					TA	P_(	COE	F5		
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
31:24	TAP_COEF8	8 <sup>th</sup> tap coefficient	RW
23:16	TAP_COEF7	7 <sup>th</sup> tap coefficient	RW
15:8	TAP_COEF6	6 <sup>th</sup> tap coefficient	RW
7:0	TAP_COEF5	5 <sup>th</sup> tap coefficient	RW



#### Note:

- Be careful, STEP1\_COEF\_REG1 ~ STEP2\_COEF\_REG2's address are not orderly due to MC descriptor-DMA data mode efficiency consideration, more details please reference to the following text abut MC descriptor-DMA.
- 2. In MC up to 8-tap filter is supported, for example RV9\_QPEL H2V1 case as shown above: First step (horizontal interpolation):

```
AA = (1*A1 + (-5)*A2 + 20*A3 + 20*A4 + (-5)*A5 + 1*A6 + 16) >> 5
...
FF = (1*F1 + (-5)*F2 + 20*F3 + 20*F4 + (-5)*F5 + 1*F6 + 16) >> 5
Second step (vertical interpolation):
O = (1*AA + (-5)*BB + 52*CC + 20*DD + (-5)*EE + 1*FF + 32) >> 6
```

Yes, these tap\_coef bits can be imagined as a char type data, signed and 8-bit width.

In this example,

```
STEP1_COEF_REG1.TAP_COEF1 should be configured as 1, so does
STEP1\_COEF\_REG1.TAP\_COEF2 = -5
STEP1\_COEF\_REG1.TAP\_COEF3 = 20
STEP1\_COEF\_REG1.TAP\_COEF4 = 20
STEP1\_COEF\_REG2.TAP\_COEF5 = -5
STEP1\_COEF\_REG2.TAP\_COEF6 = 1
STEP1_COEF_REG2.TAP_COEF7 not care
STEP1_COEF_REG2.TAP_COEF8 not care
STEP2\_COEF\_REG1.TAP\_COEF1 = 1
STEP2\_COEF\_REG1.TAP\_COEF2 = -5
STEP2\_COEF\_REG1.TAP\_COEF3 = 52
STEP2\_COEF\_REG1.TAP\_COEF4 = 20
STEP2\_COEF\_REG2.TAP\_COEF5 = -5
STEP2\_COEF\_REG2.TAP\_COEF6 = 1
STEP2_COEF_REG2.TAP_COEF7 not care
STEP2 COEF REG2.TAP COEF8 not care
```

So any types of filter like this format and under 8-tap, MC should be able to process them.

- 3. MPEG\_HPEL case, these REGs are all not cared
- 4. H264 EPEL case,

```
Interpolated pixel = ((8 - X)*(8 - Y)*A1 + X*(8 - Y)*A2 + (8 - X)*Y*B1 + X*Y*B2 + 32) >> 6
```

Its obvious this operation also can be considered as a 2-tap filter.

```
STEP1_COEF_REG1.TAP_COEF1 = (8 - X)

STEP1_COEF_REG1.TAP_COEF2 = X

STEP2_COEF_REG1.TAP_COEF1 = (8 - Y)

STEP2_COEF_REG1.TAP_COEF2 = Y

Other TAP_COEF are all not cared
```

#### 29.2.9 DMA Status/Command (DCS)

DCS 0x34



Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Reserved								DTC						Doggood	עפפון אפח			NQ QN	JUAL UN	חודו _ טאו	ND_HSK	ND_CY	ND_LINK	SWO	Ш	Reserved	DDMAE
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	?	0

Bits	Name	Description	RW
31:23	Reserved	Writing has no effect, read as zero.	R
22:16	DTC	Transfer number (not include node head and offset address)	R
		These bits can only be write by descriptor-DMA itself from descriptor	
		chain, so they are read-only for SW.	
15:10	Reserved	Writing has no effect, read as zero.	R
9	ND_DN	Current node need to inform host module configure done signal.	R
		1: inform.	
		0: not inform.	
		This bit can only be write by descriptor-DMA itself from descriptor	
		chain, so they are read-only for SW.	
8:7	ND_TYPE	Current descriptor node type	R
		00: Data node	
		01: offset node	
		10: address node	
		11: reserved	
		These bits can only be write by descriptor-DMA itself from descriptor	
		chain, so they are read-only for SW.	
6	ND_HSK	Next node handshake flag	R
		0: no handshake	
		1: handshake	
		This bit can only be write by descriptor-DMA itself from descriptor chain,	
		so they are read-only for SW.	
5	CKG	Sync node following flag	R
		0: Have Sync node following	
		1: Normal descriptor node following or current node is the ending-node	
		This bit can only be write by descriptor-DMA itself from descriptor chain,	
		so they are read-only for SW.	
4	ND_CY	Next node start address	R
		0: next node start from previous transfer	
		1: next node start from DHA	
		This bit can only be write by descriptor-DMA itself from descriptor chain,	
		so they are read-only for SW.	
3	ND_LINK	Ending-node flag	R
		0: no more node	
		1: go on link	




		This bit can only be write by descriptor-DMA itself from descriptor chain, so they are read-only for SW.	
2	TT	Task complete flag	RW
		0: task in processing	
		1: whole descriptor-chain task end	
		Clear TT when startup MC descriptor-DMA otherwise it would not start	
1	Reserved	Writing has no effect, read as zero.	R
0	DMAE	Set 1 to startup descriptor-chain transfer, and clear 0 when TT set	RW




#### Note:

- 1. MC Descriptor-DMA introduce
  - MC Descriptor-DMA is used for MC's self-configuration. In video decoding, SW can create a task gather named descriptor table which including one or several descriptor chains. Each chain severs for one task.
- Descriptor-table structure
   DCS.ND\_TYPE indicates 3 type descriptor chain node types: data node, offset node and address node.

#### Data Node



#### Address/Offset Node



Header stores the descriptor-line information: line length and whether repeat and link.

Adr\_1 ~ Adr\_n stores the register offset be configured or address to be written.

Dat\_1 ~ Dat\_n stores the configure/written data as well.



#### 3. Descriptor Node Structure

Word	Bit	Name	Function
0th (FLAG)	31:0	Head flag	Indicates current is a head, it must be set as
			0x8000_0000
1th (HCFG)	31:24	CSA	Descriptor-DMA config MC register start address,
			it is only used in data node type. More details
			please reference to the following example.
	23	Reserved	
	22:16	DTC	Transfer Counter, 1-word unit
	15:7	Reserved	
	6	ND_DN	Always needs be configed as 1
	5:4	ND_TYPE	Current descriptor node type
			00: Data node 01: offset node
			10: address node 11: reserved
	3	ND_HSK	Next node handshake flag
			0: no handshake 1: handshake
	2	ND_CKG	Sync node following flag
			0: Have Sync node following
			1: Normal descriptor node following or
			current node is the ending-node
	1	CY	Cycle Chain, return to first node
	0	LINK	Indicator, if there are more nodes
			Data/Address/Offset

#### 4. Descriptor Node example

```
mc_chain[] = {
    /*offset node*/
    0x80000000; /*head flag*/
    0x0002005D; /*number: 2, offset type, handshake, normal node followed, link*/
    0xC;
                 /*MC register offset, 0xC: MC_CUR_ADDR*/
    0xF4003000; /*MC current address needs be set to 0xF4003000*/
                /*MC register offset, 0x4: MC_STATUS*/
    0x4;
    0x0;
                /*Clear MC END_FLAG to startup MC*/
   /*data node*/
    0x80000000; /*head flag*/
    0x00820048; /*CSA set as 0x8, start from 0x8 dec to 0x4; unlink: next is sync node*/
    0x20000038; /*only data, this data would be set into MC_REF_ADDR */
                /*only data, this data would be set into MC_STATUS */
    0x0;
    /*address node*/
    0x80000000; /*head flag*/
    0x00010064; /*address node type, non-handshake; unlink: current is ending-node*/
    0xF4001000; /*only address */
               /*only data, 0x5a5a would be written into 0xF4001000*/
    0x5a5a;
};
```



# 29.2.10 Descriptor chain head address


DH	Α																													0)	(38
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														DH	ΗA																
	_	^	^	^	^	_	_	_	^	_	^	_	_	^	^	_	_	_	^	^	^	_	_	_	^	^	^	^	^	_	_
	31		31 30 29	31 30 29 28	31 30 29 28 27	31 30 29 28 27 26	31 30 29 28 27 26 25	31 30 29 28 27 26 25 24	31 30 29 28 27 26 25 24 23	31 30 29 28 27 26 25 24 23 22	31 30 29 28 27 26 25 24 23 22 21	31 30 29 28 27 26 25 24 23 22 21 20	31 30 29 28 27 26 25 24 23 22 21 20 19	31 30 29 28 27 26 25 24 23 22 21 20 19 18	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 DF	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3  DHA	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  DHA

Bits	Name	Description	RW
31:2	DHA	Descriptor Head Address	RW
1:0	Reserved	Writing has no effect, read as zero.	R



# 29.3 MC Configure Flow

Multi-Media Decoder's decoding flow



In the diagram above, different color rectangle stands for different decoding level. MC should be set at each level accordingly.



#### MC configure at decoder init process

In this step, only the information that would never be changed during the whole decoding process is configured.

#### **Decoder Init process**

#### Global information setting

- 1. Descriptor-Table init
- 2. DHA setting (DHA)

Only used in case of single descriptor-table (DHA need not be changed during the whole decoding process)

- 3. MC ending flag's setting (MC\_STAT.BLK\_END)
- 4. MC Filter TAP coefficients' setting

Only fit to those format with fixed filter such as MPEG\_QPEL (STEP1\_COEF\_REG1 ~ STEP2\_COEF\_REG2)

5. Pixel position related information table init

Such as rounding value that is varied according to different sub-pixel's position, so it is recommend to store them into a table then look up to it in the following decoding process.

#### MC configure at frame decoding level

In this step, only the information that would never be changed during the current frame/slice decoding process is configured.

#### Decode frame

#### Frame level information setting

- 6. MC Cache flush
- 7. **Stride information's setting (FRM\_STRD & BUFF\_STRD)**It is required that all the stride value should be word-aligned.
- 8. Pixel position related information table init

Some pixel position related information value maybe changed across frame level, but its stable inner a frame's decoding process. Such as rounding value of MPEG\_HPEL, it may change between 0 and 1 in different frames.



#### MC configure at MB decoding level

This level is the basic cell of MC configuration since most information is changed from MB to MB. So basic configure parameters such as block size, sub-pixel position, reference block address and destination block address are all set here.

And since descriptor-DMA is embedded, actually most of the work here is to fill the relative configure parameters into the descriptor table. One MB trigger descriptor-DMA once by configuring DCS, then descriptor-DMA starts working and MC would be configured and run with blocks of the MB in turn.

#### **Decode Macro-Block**

#### MB level information setting

9. Polling last MB's interpolation ending (MC\_STAT)

#### **Block Level**

#### **Block level information setting**

#### 12. Descriptor - node setting (in descriptor table)

Connect or break descriptor line according to current block's position

#### 13. Block information REG (BLK\_INFO)

Block size, interpolate format, whether need bi-direction average

#### 14. Interpolate Information REG (ITP\_INFO)

Filter rounding value, sub-pixel position, pixel rounding value, frame rounding value

# 15. Filter tap coefficients setting (STEP1\_COEF\_REG1

~ STEP2\_COEF\_REG2)

Only in case of different sub-pixel position having different tap coefficients such as RV9 QPEL

- 16. Reference block address (REF\_ADDR)
- 17. Current block address (CURR\_ADDR)

#### 10. DHA setting (DHA)

Only set in multi descriptor table case, otherwise this work is done in decoder init process.

#### 11. DCS setting (DCS)

Set this register to trigger descriptor-DMA, then MC would be configured according to descriptor table and MC main FSM works.



#### MC configuration example

- -- Interpolate format: MPEG Quarter-pixel
- -- Motion Vector number: 1MV
  - 1. In decoder init part we do these:

```
/*Create and init the descriptor table*/
unsigned int *dspt_table;
//---- Y block -----
// descriptor node: 6 means 6 parameters; link
dspt_table[0] = 0x6005D;
// specify REF_ADDR register (register offset value, here it is 0x8)
dspt_table[1] = REF_ADDR;
// dspt_table[2] will fill REF_ADDR value in MB decoding part
// specify CURR_ADDR register
dspt_table[3] = CURR_ADDR;
//dspt_table[4] fill CURR_ADDR value, suppose a buffer allocated in TCSM
dspt_table[4] = TCSM_Y_BUFFER;
// specify BLK_INFO register
dspt_table[5] = BLK_INFO;
// BLK_INFO value: 0x10F (MPEG_QPEL, 16x16 block)
dspt_table[6] = 0x10F;
// specify ITP_INFO register
dspt_table[7] = ITP_INFO;
//dspt_table[8] fill ITP_INFO value in MB decoding part
// specify CURR_STRD register
dspt_table[9] = CURR_STRD;
//dspt_table[10] fill CURR_STRD value in frame decoding part
// specify MC_STAT register
dspt_table[11] = MC_STAT;
//dspt_table[12] clear MC_STAT ending flag and MC start working
dspt_table[12] = 0x0;
//----- U block -----
dspt_table[13] = 0x6005D;
                               // descriptor node
dspt_table[14] = REF_ADDR;
dspt_table[16] = CURR_ADDR;
dspt_table[17] = TCSM_U_BUFFER;
dspt_table[18] = BLK_INFO; //(MPEG_HPEL, 8x8 block)
dspt_table[19] = 0x00A;
dspt_table[20] = ITP_INFO;
dspt_table[22] = CURR_STRD;
dspt_table[24] = MC_STAT;
```



```
dspt_table[25] = 0x0;
//---- V block -----
// descriptor node, not link here since it's the final block
dspt_table[26] = 0x3005C;
dspt_table[27] = REF_ADDR;
dspt_table[29] = CURR_ADDR;
dspt_table[30] = TCSM_V_BUFFER;
dspt_table[31] = MC_STAT;
dspt_table[32] = 0x0;
/*Set DHA*/
// set dspt_table start address to DHA
SET_DHA(dspt_table);
/*Set MC Ending Flag*/
SET_MC_FLAG(); //Set MC_STAT.BLK_END = 1
/*Enable MC, but MC would not run due to Ending Flag was set*/
                 //Set MC_CTRL.MC_EN = 1
MC_RUN();
/*Set MPEG_QPEL 8TAP Coefficients*/
SET_TAP_COEF(-1,3,-6,20,20,-6,3,-1);
// STEP1_COEF_REG1 ~ STEP2_COEF_REG2
```

#### 1. In decoder frame part we do these:

```
/*MC Cache Flush*/
FLUSH_MCC(); //MC Cache must be flushed @ each frame's start decoding

/*Fill descriptor table with stride information*/
dspt_table[10] = Y_STRD;
dspt_table[23] = UV_STRD;
```

#### 2. In decoder MB part we do these:

```
/*Polling MC Ending Flag*/
//Ensure last MB's interpolation has been finished
do {
} while ( REG(MC_STAT) != 0x3);
```



```
/*Fill descriptor table with relative block information*/
dspt_table[2] = Y_REF_ADDR_VAL;
dspt_table[8] = Y_ITP_INFO_VAL;
dspt_table[15] = U_REF_ADDR_VAL;
dspt_table[21] = U_ITP_INFO_VAL;
dspt_table[28] = V_REF_ADDR_VAL;
//Y_REF_ADDR_VAL ~ V_REF_ADDR_VAL are all decoded by the decoder

/*SET_DCS*/
SET_DCS(); // Set this register to trigger descriptor-DMA
```

# MC configuration notes


- 1. If MC descriptor-DMA is used, the descriptor chain table must be put in on-chip memory (TCSM).
- 2. If MC descriptor-DMA is used, during MC's running progress, any write operation to MC register by SW is forbidden; otherwise error result maybe get. So end flag polling is need for SW/HW sync.
- If MC descriptor-DMA is used, furthermore if no address node used for SW/HW sync, before SET\_DCS() by SW to startup MC MC\_STAT.DL\_END must be cleared to ensure sync safety.
- 4. MC reference frame data must get from external SDRAM and reconstructed pixel can only write back to on-chip memory.



# 30 Motion Estimation

#### 30.1 Overview

ME (Motion Estimation) is a hard block which can get the best match block of the current block by comparing the original picture and the reference picture. It is used for encoding and it has an independent DMA route.




#### 30.1.1 Features

- Input data: from external memory
- Output data: write back to external memory or internal SRAM
- Sharing Cache with MC
- Adopting Fast Diamond Algorithm to search the best matching block
- Programmable Max SAD Threshold and Max Search Steps
- Processing format:
  - --H.264 Full-pixel Luma prediction
  - --H.264 Full-pixel Chroma prediction
- Processing block size: 8x8



# 30.1.2 Block Diagram






#### 30.2 Register definition

The physical address base for the address-mapped registers of ME is 0x13090000.

#### 30.2.1 ME Control Register




Bits	Name	Description	R/W
31:3	Reserved	Writing has no effect, read as zero.	R
2	ME_FLUSH	Clean Cache when it's high	W
1	ME_RST	Reset ME.	W
		Writing 1: reset ME;	
		0: no effect.	
0	ME_RUN	ME enable	RW
		1: enable; 0: disable	

#### **NOTES:**

Setting value 1 to ME\_RST will reset all software visible ME registers immediately. It is not recommended that stopping ME abruptly by clearing ME\_RUN when ME is running (ME\_RUN=1), or writing value 1 to ME\_RST when DMA (in or out) is working (ME\_RUN=1), otherwise, the result is unpredictable.


#### 30.2.2 Reference Block Address Register



Bits	Name	Description	R/W
31:0	REF_ADDR	Reference block's start address	RW




#### 30.2.3 Current Block Address Register




Bits	Name	Description	R/W
31:0	CURR_ADDR	Current block's start address	RW

#### 30.2.4 Difference Address Register



Bits	Name	Description	R/W
31:0	DIFF_ADDR	Destination Address where the Difference Value is stored	RW


#### 30.2.5 Reference Frame Stride Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	REF_STRD	Reference frame's stride in the external memory. (Unit: byte)	RW




#### 30.2.6 Current Frame Stride Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	CURR_STRD	Current frame's stride in the external memory. (Unit: byte)	RW

#### 30.2.7 Difference Frame Stride Register




Bits	Name	Description								
31:12	Reserved	Writing has no effect, read as zero.	R							
11:0	DIFF_STRD	Difference frame's stride in the external memory. (Unit: byte)	RW							

#### 30.2.8 ME Settings Register

Bits	Name	Description	R/W
31:16	SAD_GATE	The max SAD value which can be accepted	RW
15:6	Reserved	Writing has no effect, read as zero.	R
5:0	STEP_NUM	The max step number the search process can not exceed	RW




# 30.2.9 ME MVD Register



Bits	Name	Description	R/W
31:16	MVDY	The motion vector difference value of coordinate-Y	R
15:0	MVDX	The motion vector difference value of coordinate-X	R

#### 30.2.10 ME FLAG Register



Bits	Name	Description	R/W
31:2	Reserved	Writing has no effect, read as zero.	R
1	INTRA_FLAG	Indicate the current MB will be predicted in intra mode	RW
0	ME_COMPLETE	It is set value 1 by hardware, and cleared by software	RW
		Indicate the end of search	
		0: It's not the end at current time, ME is proceeding	
		1: The ME of the current Part of the MB is completed	



# 31 De-Block

#### 31.1 Overiew

#### 31.1.1 Features

- Support h264 baseline and Rmvb89.
- Filter is done in macroblock unit, whose size is 16\*16 or 8\*8 byte.
- Filter order : Y -> U -> V -> Y -> .......

#### 31.1.2 H.264 filter edge order in a MB:

#### 16\*16 MB:

	16	1	7	18	19	
0	20	4 2	8	22	12 23	
1		5 2	9		13 27	
2		6	10		14	
3	28	7	11	30	15	


**8\*8 MB:** Chroma components adopt boundary strength, which coming from above luma mb, every 2x2 block. When configue these 16 bs values to hardware, bs 0,1,2,3,8,9,10,11 would put into IO register BS\_EDG\_7\_0 in the position as edge0, edge1, edge2,edge3,edge4,edge5,edge6,edge7. And bs 16,17,18,19,24,25,26,27 would put into IO register BS\_EDG\_23\_16 as position described above. Refer to 31.4.5 and 31.4.8.

	16	17	18	19
0		8		
1	24	25 <sup>9</sup>	26	27
2		10		
3		11		



#### 31.1.3 RMVB filter order in a MB of:

#### 16\*16 MB:



8\*8 MB:

		7	15
	4	1.	1
16			



# 31.2 IO Register Definition

The registers address are expressed at the offset to the deblock base address, 0x130B0000.

# 31.3 RMVB Register

# 31.3.1 Control Register


	DB	LK	_СТ	RL																								0>	130	B00	00+	-0x0
Bit	31	30	29	28	<b>27</b>	26	25	24	23	22	21	20	19	18	<b>17</b>	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	UPDATE_ADDR	TRAN_EVER	MBOUT_MNTN	MBOUT_XCHG	MBOUT_WRAP	MBIN_MNTN	MBIN_XCHG	MBIN_WRAP	UP_OUT_MNTN	UP_OUT_INCR	UP_IN_MNTN	UP_IN_INCR										GR	ANI	D_F	SM	V_DIRTY	U_DIRTY	Y_DIRTY	QCIF_BETA2	DBLK_END	DBLK_RST	DBLK_EN
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	?	0

Bits	Name	Description	R/W
31	UPDATE_ADD	Highest priority. Only maintain the address, no transfer and	RW
	R	filtering behavior.	
30	TRAN_EVER	Do transfer forever even the block needn't fiter.	RW
29	MBOUT_MNT	Whether auto maintain the mbout addr	RW
	N		
28	MBOUT_XCH	Indicate Maintain out_addr way. Only effective when	RW
	G	MBOUT_MNTN is enable.	
		1: exchange addr when get to mbnum	
		0: addr increment. Jump addr when get to mbnum	
27	MBOUT_WRA	Wrap incr way. Only effective when MBOUT_MNTN enabled	RW
	Р	and MBOUT_XCHG not enable.	
		1: Jump addr to first mb of this row when get to mbnum	
		0: Jump addr to first mb of next row when get to mbnum	
26	MBIN_MNTN	Whether auto maintain the mbin addr	RW
25	MBIN_XCHG	Indicate Maintain in_addr way. Only effective when	RW
		MBIN_MNTN is enable.	
		1: exchange addr when get to mbnum	
		0: addr increment. Jump addr when get to mbnum	
24	MBIN_WRAP	Wrap incr way. Only effective when MBIN_MNTN enabled and	RW
		MBIN_XCHG not enable.	
		1: Jump addr to first mb of this row when get to mbnum	
		0: Jump addr to first mb of next row when get to mbnum	
23	UP_OUT_MNT	Whether auto maintain the up_out addr	RW
	N		
22	UP_OUT_INC	Incr way. Only effective when UP_OUT_MNTN is enable.	RW
	R	1: incremental	



	1		
		0: incremental wrap	
21	UP_IN_MNTN	Whether auto maintain the up_in addr	RW
20	UP_IN_INCR	Incr way. Only effective when UP_IN_MNTN is enable.	RW
		1: incremental	
		0: incremental wrap	
19:11	Reserved	Writing has no effect, read as zero.	R
10:7	GRAND_FSM	Indicate the grand_fsm_r	
6	V_DIRTY	Indicate V MB is need filtered.	R
5	U_DIRTY	Indicate U MB is need filtered.	R
4	Y_DIRTY	Indicate Y MB is need filtered.	R
3	QCIF_BETA2	Indicate the frame is less than or equal to QCIF.	R
2	DBLK_END	Indicates the finish of current macro block filtering	RW
		0: current macro block has not finished deblock	
		1:Current macro block finished deblock	
		Note: Software can clear. Software and hardware can set	
		Software must clear dblk_end and set dblk_en in the same	
		time if it wants starting dblk. Software can also set this bit to	
		clocking gating internal module of deblock.	
1	DBLK_RST	Not Supported!	RW
		Don't reset through sw or dblk hardware inter-locked. Only set	
		with 0 value.	
0	DBLK_EN	deblock enable.	RW
		0:	
		1: enable deblock module	
		clear and set by software.	

# 31.3.2 Data Format Register



Bits	Name	Description	R/W
28:24	REFQP	Reference QP. Changed one time per frame.	RW
20:16	QP	QP of the MB.	RW



lr.	ngenic		
15	ROW_END	Indicate the end of row when mntn is enable.	RW
		1: mntn_cnt_r=1, and mntn_addr_r back to the row head	
		0: do nothing	
12:11	MB_SIZE	Indicates the source data macro block size::	RW
		01: 16*16	
		10: 8*8	
10:9	YUV_FLAG	current macro block is Y or U or V	RW
		00: V	
		01: Y	
		10: U	
8	INTER_EN	Enable internal boundaries filter of current macro block	RW
		0: not enable	
		1: enable	
7	UP_EN	Enable up boundary filter of current macro block	RW
		0:	
		1: enable	
6	LEFT_EN	Enable left boundary filter of current macro block	RW
		0:	
		1: enable	
5:4	FRAME_TYP	It could be 0 represent I frame;	
	E	1 represent P frame;	
		2 represent B frame.	
3	TOP_MBS	Indicates whether it is in the top macro block line in frame	RW
		0 no	
		1 yes rmvb use, mainly for dma	
2	LEFT_MBS	Indicates whether in the left mb line of frame	RW
		0 no	
		1 yes rmvb use	
1:0	VIDEO_FMT	source video format:	
		01: H.264	RW
		10: rmvb	

# 31.3.3 RV\_MBTYPE\_CBP\_H264\_QP Register

	RV	_M	вт	ΥP	<b>E_</b> (	СВР	<b>-</b> _F	126	4_0	QР																					(	)x8
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			N	ИВТ	ΥP	E														CI	3P											
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?



Bits	Name	Description	R/W
31:24	MBTYPE	8bit is the mbtype of the curr MB.	RW
23:0	CBP	24bit CBP of the curr MB.	
		23:16 for chroma	RW
		15:0 for luma	

#### 31.3.4 RV\_MBTYPE\_CBP\_LEFT\_H264\_DEPTH\_OFFSET Register

RV\_MBTYPE\_CBP\_LEFT\_H264\_DEPTH\_OFFSET

0xC

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

MBTYPE_LEFT	CBP_LEFT

Bits	Name	Description	R/W
31:24	MBTYPE_LEF	8bit is the mbtype of the left MB.	RW
	Т		
23:0	CBP_LEFT	24bit CBP of the left MB.	
		23:16 for chroma	RW
		15:0 for luma	

#### 31.3.5 RV\_MBTYPE\_CBP\_ABOVE\_H264\_BS\_EDG\_7\_0 Register

RV\_MBTYPE\_CBP\_ABOVE\_H264\_BS\_EDG\_7\_0

0x10

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

MBTYPE_ABOVE
--------------

Bits	Name	Description	R/W
31:24	MBTYPE_ABO	8bit is the mbtype of the above MB.	RW
	VE		
23:0	CBP_ABOVE	24bit CBP of the above MB.	
		23:16 for chroma	RW
		15:0 for luma	

#### 31.3.6 RV\_MVD\_H264\_UP\_STRD Register

RV\_MVD\_H264\_UP\_STRD

0x14

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0





Bits	Name	Description	R/W
31:16	Reserved	Writing has no effect, read as zero.	R
15:0	MVD	16bit mvd for the luma MB	RW

#### 31.3.7 RV\_MVD\_LEFT\_ABOVE\_H264\_BS\_EDG\_15\_8 Register

Bits	Name	Description	R/W
31:16	ABOVE_MVD	16bit mvd for the above luma MB	RW
15:0	LEFT_MVD	16bit mvd for the left luma MB	RW

#### 31.3.8 Y's UP input Data Start Address Register

Y\_UP\_IN\_ ADDR

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Y\_UP\_IN\_ADDR

#### 31.3.9 U's UP input Data Start Address Register



11 1	I ID	INI	ADI	סר
U,	OI .	11.4	$\Delta DI$	יוע

RST	?	?	?	?	?	?	?	?	· ?	•	?	?	?	?	?	,	?	?	?	?	?	, ,	?	?	?	?	?	7	,	?	?	?	?	?
	•	•	•	•	•						•	•	•	•	•		•	•	•	•	•		•	•	•	•	•			•	•	•	•	

Bits	Name	Description	R/W
31:0	U_UP_IN_ADDR	In RMVB. The UP input addr of U.	RW

#### 31.3.10 V's UP input Data Start Address Register

RV\_V\_UP\_IN\_ADDR\_H264\_BS\_EDG\_31\_24

0x24

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

V\_UP\_IN\_ADDR

Bits	Name	Description						
31:0	V_UP_IN_ADDR	In RMVB. The UP input addr of V.	RW					

# 31.3.11 Y's UP output Data Start Address Register

RV\_Y\_UP\_O\_ADDR\_h264\_O\_STRD

0x28

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Y\_UP\_OUT\_ADDR

Bits	Name	Description					
31:0	Y_UP_OUT_ADDR	In RMVB. The UP output addr of Y.	RW				

#### 31.3.12 U's UP output Data Start Address Register

RV\_UUP\_O\_ADDR\_H264\_O\_ADDR

0x2C

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

U\_UP\_OUT\_ADDR

Bits	Name	Description	R/W
31:0	U_UP_OUT_ADDR	In RMVB. The UP output addr of U.	RW

619




#### 31.3.13 V's UP output Data Start Address Register

# 

KOI!!			r r r				
Bits	Name	Description					
31:0	V LIP OUT ADDR	In RMVB. The LIP output addr of V	RW				

# 31.3.14 Y Input Destination Data Start Address Register



Bits	Name	Description	R/W
31:0	Y_IN_ADDR	The input destination data start address of Y.	RW
		If h264 ,in_addr = start address of the mb	
		in_addr  MB	
		If rmvb in_addr = start address of the mb	
		in_addr MB	




#### 31.3.15 U Input Destination Data Start Address Register

	RV_l	J_IN	I_ AD	DR																									0:	x38
Bit	31 30	29	28 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	U IN ADDR																													
		U_IN_ADDR																												


Bits	Name	Description								
31:0	RV_U_IN_ ADDR	Only used in RMVB. The input destination data start	RW							
		address of U.								

#### 31.3.16 V Input Destination Data Start Address Register




Bits	Name	Description								
31:0	RV_V_IN_ADDR	Only used in RMVB. The input destination data start	RW							
		address of V.								

#### 31.3.17 Y Output Destination Data Start Address Register




Bits	Name	Description	R/W
31:0	Y_OUT_ADDR	The output destination data start address of Y.	RW





### 31.3.18 U Output Destination Data Start Address Register



Bits	Name	Description					
31:0	RV_U_OUT_ADDR	Only used in RMVB. The output destination data start address of U.	RW				

# 31.3.19 V Output Destination Data Start Address Register





١.	/	$\sim$	 _	Α		
۸	, ,	( )		Δ	 	H

Bits	Name	Description							
31:0	RV_V_OUT_ADDR	Only used in RMVB. The output destination data start	RW						
		address of V.							

# 31.3.20 Y XCHG Input Destination Data Start Address Register

RV\_Y\_XCHG\_IN\_ ADDR

0x4C

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Y\_XCHG\_IN\_ADDR

Bits	Name	Description						
31:0	RV_Y_XCHG_IN_	Only used in RMVB. The exchange input destination data	RW					
	ADDR	start address of Y.						

### 31.3.21 U XCHG Input Destination Data Start Address Register

RV\_U\_XCHG\_IN\_ ADDR

0x50

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

U\_XCHG\_IN\_ADDR

Bits	Name	Name Description						
31:0	RV_U_XCHG_IN_	Only used in RMVB. The exchange input destination data	RW					
	ADDR	start address of U.						

### 31.3.22 V XCHG Input Destination Data Start Address Register

RV\_V\_XCHG\_IN\_ ADDR

0x54

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



V\_XCHG\_IN\_ADDR

### 

Bits	Name	Description	R/W
31:0	RV_V_XCHG_IN_	Only used in RMVB. The exchange input destination data	RW
	ADDR	start address of V.	

# 31.3.23 Y XCHG Output Destination Data Start Address Register

RV\_Y\_XCHG\_OUT\_ ADDR

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Y\_XCHG\_OUT\_ADDR

Bits	Name	Description						
31:0	RV_Y_XCHG_OUT_	Only used in RMVB. The exchange output destination	RW					
	ADDR	data start address of Y.						

### 31.3.24 U XCHG Output Destination Data Start Address Register

U\_XCHG\_OUT\_ADDR

Bits	Name	Description						
31:0	RV_U_XCHG_OUT	Only used in RMVB. The exchange output destination	RW					
	_ADDR	data start address of U.						

### 31.3.25 V XCHG Output Destination Data Start Address Register



### V\_XCHG\_OUT\_ADDR

#### 

Bits	Name	Description						
31:0	RV_V_XCHG_OUT_	Only used in RMVB. The exchange output destination	RW					
	ADDR	data start address of V.						

# 31.3.26 Y's UP in Data Line Stride Register

Ιτ	31	30 29 28 21	26 25 2	4 23 22 21	20 19 18	17 16	15 14	13	12	11 1	10	9	8	1	6	5	4	3	2	1	U
				МВ	NUM_UPIN	I						,	Y_L	JP_	IN_	ST	RIE	Œ			

### 

Bits	Name	Description			
31:24	Reserved	Writing has no effect, read as zero.	R		
23:16	MBNUM_UPIN	The mbnum of the strd	RW		
15:12	Reserved	Writing has no effect, read as zero.	R		
11:0	Y_UP_IN_STRI	Rmvb's and h264's up strd	RW		
	DE		KVV		

# 31.3.27 UV's UP in Data Line Stride Register

RV\_UV\_UP\_IN\_STRIDE 0x68


Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

UV UP IN STRIDE

Bits	Name Description			
31:12	Reserved	Writing has no effect, read as zero.	R	
11:0	UV_UP_IN_ST RIDE	Rmvb's up uv strd.	RW	




# 31.3.28 Y's UP out Data Line Stride Register



Bits	Name	Description	R/W
31:24	Reserved	Writing has no effect, read as zero.	R
23:16	MBNUM_UPO	The mbnum of the strd	RW
	UT		
15:12	Reserved	Writing has no effect, read as zero.	R
11:0	RV_Y_UP_OU	Rmvb's up out strd.	RW
	T_STRIDE		1200

### 31.3.29 UV's UP out Data Line Stride Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	
11:0	RV_UV_UP_O	Rmvb's up uv out strd	RW
	UT_STRIDE		KVV


### 31.3.30 Y Input Stride Register

Bits	Name	Description	R/W
31:24	Reserved	Writing has no effect, read as zero.	R




23:16	MBNUM_MBIN	MBNUM_MBIN The mbnum of the strd	
15:12	Reserved	Writing has no effect, read as zero.	R
11:0	Y_IN_STRIDE	The horizontal line stride of the Y input source data (in bytes).	RW
		Must be multiple of four.	KVV

### 31.3.31 UV Input Stride Register



Bits	Name	Description	R/W	
31:12	Reserved	Writing has no effect, read as zero.	R	
11:0	RV_UV_IN_ST	Rmvb's The horizontal line stride of the UV input source data	DW	
	RIDE	(in bytes). Must be multiple of four.	RW	

### 31.3.32 Y Output Stride Register



Bits	Name	Description	R/W	
31:24	Reserved	Writing has no effect, read as zero.	R	
23:16	MBNUM_MBO The mbnum of the strd		RW	
	UT			
15:12	Reserved	Writing has no effect, read as zero.	R	
11:0	Y_OUT_STRID	means the horizontal line stride of the Y output destination		
	E	data(in bytes). Must be multiple of four.	RW	

### 31.3.33 UV Output Stride Register

**RV\_UV\_OUT\_STRIDE 0x80 Bit** 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



RV\_UV\_OUT\_STRIDE

Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	RV_UV_OUT_ STRIDE	Rmvb's uv out strd	RW

# 31.3.34 DMA Status/Command (DCS)

	DCS							0x84
Bit	31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6	5 4	3	2	1 0
	Reserved	DTC	Reserved	ND_TYPE	ND_HSK ND_CY	ND_LINK	TT	DDMAE
RST				0 0	0 0	0	0	0 0

Bits	Name	Description	RW
31:23	Reserved		
22~1	DTC	Transfer number, not include node head, not include offset address.	RW
6			
15~9	Reserved		
8~7	ND_TYP	Current node type	RW
	Е	00: Data node	
		01: offset node	
		10: address node	
		11: reserved	
6	ND_HSK	Does next node handshake with host?	RW
		0: no handshake	
		1: handshake	
5	ND_CY	Is next node start from DHA?	RW
		0: next node start from previous transfer.	
		1: next node start from DHA.	
4	ND_LINK	Is current node end of link	RW
		0: no more node;	
		1: go on link	
3	CKG	Cock gating mode	
		0: besides end_flag, ddma also participates gating	
		1: gating only by end_flag	
		: software deassert, ddma assert.	



		When CKG clear, even current node is end of link, ddma would pend for	
		Actv from host module,	
2	TT	Task complete	RW
		0: task not complete	
		1: link end; gpdma end	
		Clear TT otherwise ddma would not start	
1	RST <sup>1</sup>	0, release ddma; 1, reset ddma	RW
0	DDMA_e	DMA one chain transfer on:	RW
	n <sup>3</sup>	<sup></sup>  _: Posedge sensitive, clear 0 when TT set	

#### Note:

- 1. Software reset ddma, write 1'b0 to release ddma.
- 2. Software writes this bit every time arouse dmac. When this bit set, don't issue command to dmac.

### 31.3.35 Descriptor Head Address (DHA)

#### RST

Bits	Name	Description	RW
31:2	DHA	Descriptor Head Address	RW
1:0	Reserved	1-word align	

# 31.3.36 Config Start Address(CSA)

CSA 0x8c

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

MASK

CSA


#### RST

Bits	Name	Description	RW
31:8	MASK	Mask to protect bit position indicating by '1', 24bit protection	RW
7:0	CSA	Config downward start address	RW

### 31.3.37 Rmvb alpha betax cr cl, total 36x32 ram

 $0x90 \sim 0x11C$ 

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



# If rmvb

Bits	Name	Description	R/W
31:29	Reserved	Writing has no effect, read as zero.	R
28:24	Beta_tmp	Betax value of beta_tab[QP]	RW
23:16	Alpha_tmp	alpha value of alpha_tab[QP]	RW
15:12	Reserved	Writing has no effect, read as zero.	R
11:8	CLIP1	the value of clip_tab[1][QP]	RW
7:4	Reserved	Writing has no effect, read as zero.	R
3:0	CLIP0	the value of clip_tab[0][QP]	RW

# 31.4 H264 Register

# 31.4.1 Control Register


	DBLI	K_(	CTR	RL																								0>	(130	B00	100	0x0
Bit	31 3	30	29	28	<b>27</b>	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ATE_/	TRAN_EVER	MBOUT_MNTN	MBOUT_XCHG	MBOUT_WRAP	MBIN_MNTN	MBIN_XCHG	MBIN_WRAP	UP_OUT_MNTN	UP_OUT_INCR	UP_IN_MNTN	UP_IN_INCR										GR	RAN	D_F	SM	V_DIRTY	U_DIRTY	Y_DIRTY	QCIF_BETA2	DBLK_END	DBLK_RST	DBLK_EN
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	?	0

Bits	Name	Description	R/W
31	UPDATE_ADD	Highest priority. Only maintain the address, no transfer and	RW
	R	filtering behavior.	
30	TRAN_EVER	Do transfer forever even the block needn't fiter.	RW
29	MBOUT_MNT	Whether auto maintain the mbout addr	RW
	N		
28	MBOUT_XCH	Maintain out addr way. Only effective when MBOUT_MNTN is	RW
	G	enable.	
		1: exchange addr	
		0: addr increment	
27	MBOUT_WRA	Wrap incr way. Only effective when MBOUT_MNTN and	RW
	Р	MBOUT_INCR is enable.	
26	MBIN_MNTN	Whether auto maintain the mbin addr	RW



25	MBIN_XCHG	Maintain in addr way. Only effective when MBIN_MNTN is	RW
		enable.	
		1: exchange addr	
		0: addr increment	
24	MBIN_WRAP	Wrap incr way. Only effective when MBIN_MNTN and	RW
		MBIN_WRAP is enable.	
23	UP_OUT_MNT	Whether auto maintain the up out addr	RW
		· <del>-</del>	
22	UP_OUT_INC	Incr way. Only effective when UP_OUT_MNTN is enable.	RW
	R	1: incremental	
		0: incremental wrap	
21	UP_IN_MNTN	Whether auto maintain the up_in addr	RW
20	UP_IN_INCR	Incr way. Only effective when UP_IN_MNTN is enable.	RW
		1: incremental	
		0: incremental wrap	
19:11	Reserved	Writing has no effect, read as zero.	R
10:7	GRAND_FSM	Indicate the grand_fsm_r	
6	V_DIRTY	Indicate V MB is need filtered.	R
5	U_DIRTY	Indicate U MB is need filtered.	R
4	Y_DIRTY	Indicate Y MB is need filtered.	R
3	QCIF_BETA2	Indicate the frame is less than or equal to QCIF.	R
2	DBLK_END	Indicates the finish of current macro block filtering	RW
		0: current macro block has not finished deblock	
		1:Current macro block finished deblock	
		Note: Software can clear. Software and hardware can set	
		Software must clear dblk_end and set dblk_en in the same	
		time if it wants starting dblk. Software can also set this bit to	
		clocking gating internal module of deblock.	
1	DBLK_RST	Not Supported!	RW
		Don't reset through sw or dblk hardware inter-locked. Only set	
		with 0 value.	
0	DBLK_EN	deblock enable.	RW
		0:	
		1: enable deblock module	
		clear and set by software.	

# 31.4.2 Data Format Register



Bits	Name	Description	R/W
28:24	REFQP	Reference QP. Changed one time per frame.	RW
20:16	QP	QP of the MB.	RW
15	ROW_END	Indicate the end of when mntn is enable.	RW
12:11	MB_SIZE	Indicates the source data macro block size:: 01: 16*16 10: 8*8	RW
10:9	YUV_FLAG	current macro block is Y or U or V 00: V 01: Y 10: U	RW
8	INTER_EN	Enable internal boundaries filter of current macro block 0: not enable 1: enable	RW
7	UP_EN	Enable up boundary filter of current macro block 0: 1: enable	RW
6	LEFT_EN	Enable left boundary filter of current macro block 0: 1: enable	RW
5:4	FRAME_TYP E	It could be 0 represent I frame;  1 represent P frame;  2 represent B frame.	
3	TOP_MBS	Indicates whether it is in the top macro block line in frame 0 no 1 yes rmvb use, mainly for dma	RW
2	LEFT_MBS	Indicates whether in the left mb line of frame 0 no 1 yes rmvb use	RW
1:0	VIDEO_FMT	source video format:  01: H.264  10: rmvb	RW



# 31.4.3 H264\_QP Register

# **RV MBTYPE CBP H264 QP**

0x8

							-		-	-																						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																												٠.			_	
															QP_	_UP					QI	P_LI	= F I					QI	ر_د	URI	₹	
			_				_		_				_	_		_	_			_	_		_	_			_	_	_	_	_	

Bits	Name	Description	R/W
31:20	Reserved	Writing has no effect, read as zero.	R
19:14	QP_UP	Quantize parameter of up macro block  A. In H.264 bits [26:21] is the value of (qp+qp1+1)>>1  The qp1 is the QP of up macro block , qp is the QP of current macro block	RW
13	Reserved	Writing has no effect, read as zero.	R
12:7	QP_LEFT	Quantize parameter of left macro block  B. In H.264 bits [16:11] is the value of (qp+qp0+1)>>1  The qp0 is the QP of left macro block , qp is the QP of current macro block	RW
6	Reserved	Writing has no effect, read as zero.	R
5:0	QP_CURR	Quantize parameter of current macro block  In H.264 bits [5:0] is current QP	RW

# 31.4.4 H264\_DEPTH\_OFFSET

RV\_MBTYPE\_CBP\_LEFT\_H264\_DEPTH\_OFFSET

0xC

Bit	31 30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
s		OFF	SET	_A					OF	FSI	ET_	В			ВІ	TDE	₽T	Τ												DEPTH_SET

RST	? ?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
	Bits			Na	ame	Э										De	scr	ipti	ion										R	W	
	31:24		OFI	FSE	ET_	Α		Th	e fi	ter	offs	etA	va	lue	set	by	sof	twa	re									R۱	W		
	23:16	, (	OF	FSE	ET_	В		Th	he filteroffsetB value set by software							R۱	W														
	15:12	:	BIT	DE	PTŀ	1		Th	e b	itde	pth	ı va	lue	set	by	sof	twa	re										D	Δ.		
								lf s	soft	var	e is	s to	set	bit	dep	th v	/alu	е										R۱	VV		



0x10

尹正
石皿
Ingenic

		In y case it means bitdepth_y	
		In uv case it means bitdepth_c	
		No possible support bitdepth other than 8bit	
11:1	Reserved	Writing has no effect, read as zero.	R
0	DEPTH_SET	Indicates whether to set the bitdepth value	
		0 not set bitdepth value and filter use the default value	RW
		■ set bitdepth value and filter use it	KVV
		only support 8bit now	

# 31.4.5 H264\_BS\_EDG\_7\_0 Register In h264

RV\_MBTYPE\_CBP\_ABOVE\_H264\_BS\_EDG\_7\_0

Bit	31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
	EDGE7	EDGE6	EDGE5	EDGE4	EDGE3	EDGE2	EDGE1	EDGE0

RST ?	? ? ? ? ? ?	? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?	? ? ?
Bits	Name	Description	R/W
31:28	EDGE 7	H264	RW
		Boundary bs of edge7	
27:24	EDGE 6	H264	RW
		Boundary bs of edge6	KVV
23:20	EDGE 5	H264	RW
		Boundary bs of edge5	IXVV
19:16	EDGE 4	H264	RW
		Boundary bs of edge4	IXVV
15:12	EDGE 3	H264	RW
		Boundary bs of edge3	INVV
11:8	EDGE 2	H264	RW
		Boundary bs of edge2	INVV
7:4	EDGE 1	H264	RW
		Boundary bs of edge1	1700
3:0	EDGE 0	H264	RW
		Boundary bs of edge0	1700

# 31.4.6 RV\_MVD\_H264\_UP\_STRD Register



Bits	Name	Description	R/W
11:0	H264_UP_STR	h264's up stride	RW
	IDE		KVV

# 31.4.7 H264\_BS\_EDG\_15\_8 Register in h264

31.4	t./ NZ04_C	ו_בטם_ו	o_o Regisi	er in nz64				
	RV_MVD_LE	FT_ABOVE_	H264_BS_ED	G_15_8				0x18
Bit	31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
	EDGE15	EDGE14	EDGE13	EDGE12	EDGE11	EDGE10	EDGE9	EDGE8
RST	2 2 2 2	2 2 2 2	2 2 2 2	2 2 2 2	2 2 2 2	2 2 2 2	2 2 2 2	2 2 2 2

Bits	Name	Description	R/W
31:28	EDGE 15	H264	RW
		Boundary bs of edge15	
27:24	EDGE 14	H264	DW
		Boundary bs of edge14	RW
23:20	EDGE 13	H264	RW
		Boundary bs of edge13	KVV
19:16	EDGE 12	H264	RW
		Boundary bs of edge12	RVV
15:12	EDGE 11	H264	RW
		Boundary bs of edge11	KVV
11:8	EDGE 10	H264	RW
		Boundary bs of edge10	RVV
7:4	EDGE 9	H264	RW
		Boundary bs of edge9	IKVV
3:0	EDGE 8	H264	DW
		Boundary bs of edge8	RW

# 31.4.8 Y's UP input Data Start Address Register

Y\_UP\_IN\_ ADDR

8it 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

H264\_IN\_ADDR

RST ?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
Bits				ı	Nar	ne											De	esc	rip	tio	n								F	<b>R/W</b>	1
31:0		H	264	-11	<b>N_</b> A	١DD	DR			In h	1.20	64 i	t m	eaı	ns t	he	sta	rt a	ıdd	res	s to	) fe	tch	in t	he	las	t fc	ur	R	W	



	lines' data of up macro block. And it is also the address to	
	store the filtered result of last four lines' data.	

# 31.4.9 H264\_BS\_EDG\_23\_16 Register in h264

	RV_U_UP_IN_ADDR _H264_BS_EDG_23_16 0x2										
Bit	31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0			
	EDGE23	EDGE22	EDGE21	EDGE20	EDGE19	EDGE18	EDGE17	EDGE16			
PST	2 2 2 2	2 2 2 2	2 2 2 2	2 2 2 2	2 2 2 2	2 2 2 2	2 2 2 2	2 2 2 2			

Bits	Name	Description	R/W
31:28	EDGE 23	H264	RW
		Boundary bs of edge23	
27:24	EDGE 22	H264	RW
		Boundary bs of edge22	KVV
23:20	EDGE 21	H264	RW
		Boundary bs of edge21	KVV
19:16	EDGE 20	H264	DW
		Boundary bs of edg20	RW
15:12	EDGE 19	H264	RW
		Boundary bs of edge19	KVV
11:8	EDGE 18	H264	RW
		Boundary bs of edge18	KVV
7:4	EDGE 17	H264	RW
		Boundary bs of edge17	KVV
3:0	EDGE 16	H264	RW
		Boundary bs of edge16	IZ VV

# 31.4.10 H264\_BS\_EDG\_31\_24 Register in h264

Bits	Name	Description	R/W
31:28	EDGE 31	H264	RW
		Boundary bs of edge31	



27:24	EDGE 30	H264	RW
		Boundary bs of edge30	KVV
23:20	EDGE 29	H264	RW
		Boundary bs of edge29	KVV
19:16	EDGE 28	H264	RW
		Boundary bs of edge28	KVV
15:12	EDGE 27	H264	RW
		Boundary bs of edge27	
11:8	EDGE 26	H264	RW
		Boundary bs of edge26	KVV
7:4	EDGE 25	H264	RW
		Boundary bs of edge25	KVV
3:0	EDGE 24	H264	RW
		Boundary bs of edge24	LVV

# 31.4.11 RV\_Y\_UP\_O\_ADDR\_h264\_O\_STRD Register

RV\_Y\_UP\_O\_ADDR\_h264\_O\_STRD

0x28

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

OUT\_STRIDE

Bits	Name	Description	R/W
11:0	OUT_STRIDE	h264's out stride	RW

# 31.4.12 RV\_UUP\_O\_ADDR\_H264\_O\_ ADDR Register

RV\_UUP\_O\_ADDR\_H264\_O\_ADDR

0x2c

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

OUT\_ADDR


Bits	Name	Description	R/W
31:0	OUT_ADDR	The output destination data start address of Y.	RW
		If h264 ,out_addr = start address of the mb	
		out_addr	

636


Jz4755 Multimedia Application Processor Program Copyright® 2005-2007 Ingenic Semice

MB

ո 1.0 I rights reserved.




# 31.4.13 RV\_VUP\_O\_ ADDR\_H264\_IN\_STRD Register




Bits	Name	Description	R/W
11:0	IN_STRD	The horizontal line stride of the input source data (in bytes).	RW
		Must be multiple of four.	KVV


# 31.4.14 Y Input Destination Data Start Address Register







# 31.4.15 DMA Status/Command (DCS)



Bits	Name	Description	RW
31:23	Reserved		
22~1 6	DTC	Transfer number, not include node head, not include offset address.	RW
15~9	Reserved		
8~7	ND_TYP	Current node type	RW
	E	00: Data node	
		01: offset node	
		10: address node	
		11: reserved	



6	ND_HSK	Does next node handshake with host?	RW
		0: no handshake	
		1: handshake	
5	ND_CY	Is next node start from DHA?	RW
		0: next node start from previous transfer.	
		1: next node start from DHA.	
4	ND_LINK	Is current node end of link	RW
		0: no more node;	
		1: go on link	
3	CKG	Cock gating mode	
		0: besides end_flag, ddma also participates gating	
		1: gating only by end_flag	
		—  —: software deassert, ddma assert.	
		When CKG clear, even current node is end of link, ddma would pend for	
		Actv from host module,	
2	TT	Task complete	RW
		0: task not complete	
		1: link end; gpdma end	
		Clear TT otherwise ddma would not start	
1	RST <sup>1</sup>	0, release ddma; 1, reset ddma	RW
0	DDMA_e	DMA one chain transfer on:	RW
	n <sup>3</sup>	<sup></sup>  : Posedge sensitive, clear 0 when TT set	

### Note:

- 3. Software reset ddma, write 1'b0 to release ddma.
- 4. Software writes this bit every time arouse dmac. When this bit set, don't issue command to dmac.

# 31.4.16 Descriptor Head Address (DHA)

DHA

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

DHA

DHA

DHA

### **RST**

Bits	Name	Description	RW
31:2	DHA	Descriptor Head Address	RW
1:0	Reserved	1-word align	

### 31.4.17 Config Start Address(CSA)

CSA

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



MASK	CSA

### RST

Bits	Name	Description	RW
31:8	MASK	Mask to protect bit position indicating by '1', 24bit protection	RW
7:0	CSA	Config downward start address	RW

### 31.4.18 $\alpha$ 'and $\beta$ ' LUT

18\*32bits

### AB\_LUT0 ~AB\_LUT17

 $0x90 \sim 0xD4$ 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						β'						α	,									β'						α	,			
	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_

R/W **Bits** Name Description 31:29 Reserved Writing has no effect, read as zero. R 28:24 Beta\_high\_adr In h264, such as address 28 and 29 in the alpha beta table, put RW address 29 table value at high 16 bit while low address 28 value at low 16bit. 23:16 In h264 Alpha\_high\_adr Alpha' value RW 15:13 Reserved Writing has no effect, read as zero. R 12:8 Beta\_low\_adr In h264 RW Beta' value 7:0 Alpha\_low\_adr In h264 RW Alpha' value

Note: qp=0~15 and qp=16~17 are set in one reg



										in	dex.A	(for	α') ο	or ind	exB	(for f	3')									
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
α,	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4	4	5	6	7	8	9	10	12	13
β'	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2	2	2	3	3	3	3	4	4	4

# Table 8-16 (concluded) – Derivation of indexA and indexB from offset dependent threshold variables $\alpha'$ and $\beta'$

										in	dexA	(for	α') c	r ind	exB	(for f	3')									
	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51
α'	15	17	20	22	25	28	32	36	40	45	50	56	63	71	80	90	101	113	127	144	162	182	203	226	255	255
β'	6	б	7	7	8	8	9	9	10	10	11	11	12	12	13	13	14	14	15	15	16	16	17	17	18	18

Table 8-17 - Value of variable t'c0 as a function of indexA and bS

													inde	хA												
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
bS = 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
bS = 2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
bS = 3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1

Table 8-17 (concluded) – Value of variable  $t'_{C0}$  as a function of indexA and bS


													inde	хA												
	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51
bS = 1	1	1	1	1	1	1	1	2	2	2	2	3	3	3	4	4	4	5	б	6	7	8	9	10	11	13
bS = 2	1	1	1	1	1	2	2	2	2	3	3	3	4	4	5	5	6	7	8	8	10	11	12	13	15	17
bS = 3	1	2	2	2	2	3	3	3	4	4	4	5	6	6	7	8	9	10	11	13	14	16	18	20	23	25

### 31.4.19 tc0' LUT

18\*32bits

TC0\_LUT0 ~ TC0\_LUT17

0xD8 ~ 0x11C



Index a =  $0\sim16$  and index a = 17 in one regiser. The low 16-bit value for even number index such as  $0\sim16$ , 18, 20 ... while the high 16-bit for odd number such as 17, 19, 21

